Cache-Aware Roofline Model: Performance, Power and Energy-Efficiency

Aleksandar Ilić,

Frederico Pratas and Leonel Sousa

TÉCNICO LISBOA

inesc id lisboa

INESC-ID/IST,
Universidade de Lisboa, Portugal

THIS IS ALL ABOUT BUILDING THE ROOFS

## HITTING THE ROOF: ARCHITECTURES VS. APPLICATIONS
GETTING THE MAXIMUM

- Multi-core CPUs, accelerators, diverse compute capabilities, complex memory hierarchy…
- Complex applications, different compute and memory requirements
- Optimize and characterize applications for specific architectures

### MAXIMUM ATTAINABLE PERFORMANCE VS. POWER/ENERGY CONSUMPTION

$\Rightarrow$ HOW FAR CAN WE GO?

$\Rightarrow$ WHAT ARE THOSE MAXIMUMS FOR PERFORMANCE, POWER, ENERGY, EFFICIENCY…?

## Static DAG-based Scheduling

APPLICATION

ARCHITECTURE

STATIC DAG-BASED SCHEDULING

APPLICATION

ARCHITECTURE

benchmarking

modeling
(computation & communication costs)

STATIC DAG-BASED SCHEDULING

MAPPING

APPLICATION

ARCHITECTURE

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING

ARCHITECTURE

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING

ARCHITECTURE

STATIC DAG-BASED SCHEDULING   DYNAMIC DLT-BASED
SCHEDULING

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING

ARCHITECTURE

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING

ARCHITECTURE

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING

ARCHITECTURE

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING

REACHING THE MAXIMUM IS LIMITED BY

– Application characteristics and demands
– Architecture capabilities to satisfy them
– Trade-offs, assumptions …

HOW FAR CAN WE GO?

ARCHITECTURE

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING

# THE CACHE-AWARE ROOFLINE MODEL:

- PERFORMANCE*

- POWER

- EFFICIENCY

*A. Ilic, F. Pratas and L. Sousa "Cache-ware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters (2013)

Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

– PARALLELISM ACROSS THE PROCESSING CORES

Multi-core CPU

| CO RE | CO RE | CO RE | CO RE |

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)

5 clocks for 1 instruction (5-stage pipeline)

INST 1

Multi-core CPU

CO RE	CO RE	CO RE	CO RE

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)

5 clocks for 1 instruction (5-stage pipeline)

INST 1

INST 2

INST 3

INST 4

INST 5

Multi-core CPU

CORE	CORE	CORE	CORE

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)

5 clocks for 1 instruction (5-stage pipeline)

~2 clocks per instruction

INST 1
INST 2
INST 3
INST 4
INST 5

Multi-core CPU

| CO RE | CO RE | CO RE | CO RE |

SEVERAL (IDENTICAL) PROCESSING CORES

– Parallelism across the processing cores
– INSTRUCTION LEVEL PARALLELISM (PIPELINING)

5 clocks for 1 instruction (5-stage pipeline)

INST 1
INST 2
INST 3
INST 4
INST 5

~2 clocks per instruction

THROUGHPUT: 1 INSTRUCTION PER 1 CLOCK

Multi-core CPU

| CO RE | CO RE | CO RE | CO RE |

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)

HANDS-ON: IVY BRIDGE AT 3.5 GHZ (I7 3770K)

- Double-precision Floating-point operation (FLOP)
  - Multiplication(MUL) or addition (ADD)
- **Throughput**: 1 instruction/clock

INST 1
INST 2
INST 3
INST 4
INST 5

Instruction Type	FLOPS per Instr.	Performance (GFLOPS/s)	
		1 Core	4 Cores
64 bits	1	**3.5** (1flop x 3.5GHz)	**14**
128 bits (SSE)	2	**7**	**28**
256 bits (AVX)	4	**14**	**56**

Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

– Parallelism across the processing cores

– INSTRUCTION LEVEL PARALLELISM (PIPELINING)

HANDS-ON: IVY BRIDGE AT 3.5 GHz (I7 3770K)

- Double-precision Floating-point operation (FLOP)
  - Multiplication(MUL) or addition (ADD)

- **Throughput**: 1 instruction/clock

INST 1
INST 2
INST 3
INST 4
INST 5

Instruction Type	FLOPS per Instr.	Performance (GFLOPS/s)	
		1 Core	4 Cores
64 bits	1	**3.5** (1flop x 3.5GHz)	**14**
128 bits (SSE)	2	**7**	**28**
256 bits (AVX)	4	**14**	56

# Multi-core Architectures

Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- IN-CORE PARALLELISM **(several ports for different ops)**

Port 0	Port 1	Port 2	Port 3	Port 4	Port X
MUL ...	ADD ...	LOAD	LOAD	STORE	...

**Independent instructions can run in parallel**

Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

– Parallelism across the processing cores

– Instruction level parallelism (pipelining)

– IN-CORE PARALLELISM **(several ports for different ops)**

HANDS-ON: IVY BRIDGE AT 3.5 GHz (I7 3770K)

- Double-precision FLOPs

- **Throughput**: 1 instruction/clock

Instruction Type	FLOPS per Instr.	Performance (GFLOPS/s)	
		1 Core	4 Cores
64 bits	1	**3.5** (2flops x 3.5GHz)	**14**
128 bits (SSE)	2	**7**	**28**
256 bits (AVX)	4	**14**	56

Multi-core CPU

## SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- IN-CORE PARALLELISM **(several ports for different ops)**

HANDS-ON: IVY BRIDGE AT 3.5 GHz (I7 3770K)

- Double-precision FLOPs

- **Throughput**: **2 FP instructions/clock**

Instruction Type	FLOPS per Instr.	Performance (GFLOPS/s)	
		1 Core	4 Cores
64 bits	1	**3.5 → 7** (2flops x 3.5GHz)	**14→ 28**
128 bits (SSE)	2	**7→ 14**	**28→ 56**
256 bits (AVX)	4	**14→ 28**	56 → **112**

Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- IN-CORE PARALLELISM **(several ports for different ops)**

Port 0	Port 1	Port 2	Port 3	Port 4	Port X
MUL ...	ADD ...	LOAD	LOAD	STORE	...

i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	?
4 Cores	112	?
*256-bit AVX double-precision floating-point instructions		

## Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- IN-CORE PARALLELISM **(several ports for different ops)**

| i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	?
4 Cores	112	?
*256-bit AVX double-precision floating-point instructions		

## Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- IN-CORE PARALLELISM **(several ports for different ops)**

i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	?
4 Cores	112	?
*256-bit AVX double-precision floating-point instructions		

WHAT IS THE PEAK (THEORETICAL) BANDWIDTH OF THE L1→CORE COMMUNICATION BUS?

## Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- **IN-CORE PARALLELISM (several ports for different ops)**

i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	168
4 Cores	112	?

*256-bit AVX double-precision floating-point instructions

WHAT IS THE PEAK (THEORETICAL) BANDWIDTH OF THE L1→CORE COMMUNICATION BUS?

- *3x128bits = 48 bytes* can be transferred at the same time (per core)
- bus operates at the frequency of the processor → *3.5 GHz*
- ⟹ 48 bytes x 3.5 GHz = **168 GB/s (1 Core)**

Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- IN-CORE PARALLELISM **(several ports for different ops)**

i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

WHAT IS THE PEAK (THEORETICAL) BANDWIDTH OF THE L1→CORE COMMUNICATION BUS?

- *3x128bits = 48 bytes* can be transferred at the same time (per core)
- bus operates at the frequency of the processor → *3.5 GHz*
- ⇒ 48 bytes x 3.5 GHz = **168 GB/s (1 Core)**
- ⇒ 4 x 168 GB/s = **672 GB/s (4 cores)**

Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

We can't get higher than this!

What does it tell about the attainable performance?

inesc id
lisboa

TÉCNICO
LISBOA

Multi-core CPU

Several (identical) Processing Cores

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

We can't get higher than this!

What does it tell about the attainable performance?

Multi-core CPU

CORE	CORE	CORE	CORE
L1	L1	L1	L1

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
   for j=1 to N
      for k=1 to K
         C[i,j] += A[i,k]*B[k,j]
```

| i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

IF memory operations and computations are serially performed:

Memory Operations (LD+ST)	Computations (flops)

T_s

BUT they are actually executed in parallel (interleaved):

$\leftarrow T_C$

$\leftarrow T_M$

T

Multi-core Architectures

Multi-core CPU

SEVERAL (IDENTICAL) PROCESSING CORES

– Parallelism across the processing cores

– Instruction level parallelism (pipelining)

– In-core parallelism (several ports for different ops)

In general, <u>real applications </u>mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Performance (GFlops/s)*	Bandwidth L1→C (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

IF memory operations and computations are serially performed:

BUT they are actually executed in parallel (interleaved):

$=> T_T=\max\{T_C, T_M\}$

Multi-core CPU

| CO RE | CO RE | CO RE | CO RE |
| L1 | L1 | L1 | L1 |

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```

| i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	**28**	168
4 Cores	**112**	672

*256-bit AVX double-precision floating-point instructions

IF memory operations and computations are serially performed:

| Memory Operations (LD+ST) | Computations (flops) |

T_s

$T_C = \text{\#flops}/F_P$

BUT they are actually executed in parallel (interleaved):

T_C

T_M

T_T

$\Rightarrow T_T = \max\{T_C, T_M\} = \max\{\text{\#flops}/F_P, T_M\}$

Multi-core Architectures

Multi-core CPU

CORE	CORE	CORE	CORE
L1	L1	L1	L1

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

IF memory operations and computations are serially performed:

Memory Operations (LD+ST)	Computations (flops)

T_s

$T_C = \#flops/F_P$

$T_M = \#bytes/B_P$

BUT they are actually executed in parallel (interleaved):

T_C

T_M

T_T

$\Rightarrow T_T = \max\{T_C, T_M\} = \max\{\#flops/F_P, \#bytes/B_P\}$

Multi-core CPU

CORE	CORE	CORE	CORE
L1	L1	L1	L1

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications </u>mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

Memory operations and computations are executed in parallel (interleaved):

T_C

T_M

T_T

$\Rightarrow T_T = \max\{T_C, T_M\} = \max\{\text{\#flops}/F_P, \text{\#bytes}/B_P\}$

Multi-core CPU

CORE	CORE	CORE	CORE
L1	L1	L1	L1

SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

Memory operations and computations are executed in parallel (interleaved):

T_C

T_M

T_T

=> $T_T = \max\{T_C, T_M\} = \max\{\#flops/F_P, \#bytes/B_P\}$

Attainable Performance (F_A) of the architecture:

$$F_A = \#flops/T_T$$

Multi-core CPU

CORE	CORE	CORE	CORE
L1	L1	L1	L1

SEVERAL (IDENTICAL) PROCESSING CORES

– Parallelism across the processing cores

– Instruction level parallelism (pipelining)

– In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

Memory operations and computations are executed in parallel (interleaved):

T_C

T_M

T_T

$$\Rightarrow T_T = \max\{T_C, T_M\} = \max\{\#flops/F_P, \#bytes/B_P\}$$

Attainable Performance (F_A) of the architecture

$$F_A = \#flops/T_T$$

Roofline

CACHE-AWARE ROOFLINE MODEL - insightful performance model of multi-core architectures relates:

1) Maximum Attainable Performance (F_A=**#flops**/T_T)

2) Operational Intensity (**I**=**#flops**/**#bytes**).

Building the Cache-aware Roofline Model

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

Building the Cache-aware Roofline Model

Roofline plot

log-log scale

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

2/23/2016

43

Roofline plot

log-log scale

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

2/23/2016

44

Roofline plot

log-log scale

Performance [GFlops/s] vs Operational Intensity [flops/bytes]

Time [ns] vs Operational Intensity [flops/bytes]

I=**flops**/**bytes**=0.0083 = 8flops/960bytes [1MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

$I=\textbf{flops}/\textbf{bytes}=0.0083 = 8\text{flops}/960\text{bytes}$ [1MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

$T_C = \#\textbf{flops}/F_P = 8\text{flops}/28 = 0.29$ ns

I=**flops**/**bytes**=0.0083 = 8flops/960bytes [1MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = #flops/F_P = 8flops/28 = 0.29 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

Roofline plot

log-log scale

I=**flops**/**bytes**=0.0083 = 8flops/960bytes [1MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

T_C = **#flops/F_P** = 8flops/28 = 0.29 ns

T_M = **#bytes/B_P** = 960bytes/168 = 5.71 ns

T_T = **max{T_C,T_M}** = 5.71 ns

Roofline plot

log-log scale

I=**flops**/**bytes**=0.0083 = 8flops/960bytes [1MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. **[F_P]** (GFlops/s)*	Bwidth L1→C **[B_P]** (GB/s)*
1 Core	**28**	**168**
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = **#flops/F_P** = 8flops/28 = 0.29 ns

T_M = **#bytes/B_P** = 960bytes/168 = 5.71 ns

T_T = **max{T_C,T_M}** = 5.71 ns

Roofline plot

log-log scale

Performance [GFlops/s]

Operational Intensity [flops/bytes]

Time [ns]

Operational Intensity [flops/bytes]

$I = \textbf{flops}/\textbf{bytes} = 0.0083 = 8\text{flops}/960\text{bytes}$ [1MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

$T_C = \#\textbf{flops}/F_P = 8\text{flops}/28 = 0.29$ ns

$T_M = \#\textbf{bytes}/B_P = 960\text{bytes}/168 = 5.71$ ns

$T_T = \max\{T_C, T_M\} = 5.71$ ns

$F_A = \#\textbf{flops}/T_T = 8\text{flops}/5.71$ ns $= \textbf{1.4 Gflops/s}$

Roofline plot

I=**flops**/**bytes**=0.0083 = 8flops/960bytes [1MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = #flops/F_P = 8flops/28 = 0.29 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

T_T = max{T_C,T_M} = 5.71 ns

F_A = #flops/T_T = 8flops/5.71 ns = **1.4 Gflops/s**

Roofline plot

I=**flops**/**bytes**=0.067 = 64flops/960bytes [8MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

T_C = #flops/F_P = ?

T_M = #bytes/B_P = ?

T_T = max{T_C,T_M} = ?

F_A = #flops/T_T = ?

Roofline plot

I=**flops**/**bytes**=0.067 = 64flops/960bytes [8MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

T_C = #flops/F_P = 64flops/28 = 2.29 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

T_T = max{T_C,T_M} = 5.71 ns

F_A = #flops/T_T = ?

Roofline plot

$I=$**flops**/**bytes**$=0.067 = $ 64flops/960bytes [8MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = #flops/F_P = 64flops/28 = 2.29 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

T_T = max{T_C,T_M} = 5.71 ns

F_A = #flops/T_T = ?

Roofline plot

I=**flops**/**bytes**=0.067 = 64flops/960bytes [8MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = **#flops/F_P** = 64flops/28 = 2.29 ns

T_M = **#bytes/B_P** = 960bytes/168 = 5.71 ns

T_T = **max{T_C,T_M}** = 5.71 ns

F_A = **#flops/T_T** = 64flops/5.71 ns **= 11.2 Gflops/s**

Building the Cache-aware Roofline Model

Roofline plot

$I = $**flops**/**bytes** $= 0.067 = $ 64flops/960bytes [8MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

$T_C = $ #flops/F_P = 64flops/28 = 2.29 ns

$T_M = $ #bytes/B_P = 960bytes/168 = 5.71 ns

$T_T = $ max{T_C,T_M} = 5.71 ns

$F_A = $ #flops/T_T = 64flops/5.71 ns **= 11.2 Gflops/s**

Roofline plot

I=**flops**/**bytes**=0.016 = 160flops/960bytes [20MAD/(**10x**(2LD+ST))]*

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	**28**	**168**
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

$T_C = \#flops/F_P = ?$

$T_M = \#bytes/B_P = ?$

$T_T = \max\{T_C, T_M\} = ?$

$F_A = \#flops/T_T = ?$

Roofline plot

$I = flops/bytes = 0.016 = 160flops/960bytes$ [20MAD/(**10x**(2LD+ST))]*

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = #flops/F_P = 160flops/28 = 5.71 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

T_T = max{T_C,T_M} = 5.71 ns (T_C=T_M)

F_A = #flops/T_T = ?

Building the Cache-aware Roofline Model

Roofline plot

I=**flops**/**bytes**=0.016 = 160flops/960bytes [20MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = #flops/F_P = 160flops/28 = 5.71 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

T_T = max{T_C,T_M} = 5.71 ns (T_C=T_M)

F_A = #flops/T_T = ?

Building the Cache-aware Roofline Model

I=**flops**/**bytes**=0.016 = 160flops/960bytes [20MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	**28**	**168**
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = **#flops/F_P** = 160flops/28 = 5.71 ns

T_M = **#bytes/B_P** = 960bytes/168 = 5.71 ns

T_T = **max{T_C,T_M}** = 5.71 ns (T_C=T_M)

F_A = **#flops/T_T** = 160flops/5.71 ns **= 28 Gflops/s**

Roofline plot

I=**flops**/**bytes**=0.016 = 160flops/960bytes [20MAD/(**10x**(2LD+ST))))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = #flops/F_P = 160flops/28 = 5.71 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

T_T = max{T_C,T_M} = 5.71 ns (T_C=T_M)

F_A = #flops/T_T = 160flops/5.71 ns = 28 Gflops/s

RIDGE POINT:
Minimal I to achieve peak FP performance
$I = F_P/B_P$
Computations and transfers completely overlap
$T_C = T_M$

I=**flops**/**bytes**=0.016 = 160flops/960bytes [20MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. **[F$_P$]** (GFlops/s)*	Bwidth L1→C **[B$_P$]** (GB/s)*
1 Core	**28**	**168**
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

T_C = #flops/F_P = 160flops/28 = 5.71 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

T_T = max{T_C,T_M} = 5.71 ns (T_C=T_M)

F_A = #flops/T_T = 160flops/5.71 ns **= 28 Gflops/s**

$I=$**flops**/**bytes**$=1 = 960$flops/960bytes $[120MAD/($**10x**$(2LD+ST))^*]$

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

$T_C = $#flops$/F_P = ?$

$T_M = $#bytes$/B_P = ?$

$T_T = \max\{T_C, T_M\} = ?$

$F_A = $#flops$/T_T = ?$

$\mathbf{I} = \mathbf{flops}/\mathbf{bytes} = 1 = 960flops/960bytes$ [120MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

$T_C = \#flops/F_P = 960flops/28 = 34.29$ ns

$T_M = \#bytes/B_P = 960bytes/168 = 5.71$ ns

$T_T = max\{T_C, T_M\} = 34.29$ ns

$F_A = \#flops/T_T = 960flops/34.29ns = $ **28 Gflops/s**

$I = flops/bytes = 1 = 960flops/960bytes$ [120MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

$T_C = \#flops/F_P = 960flops/28 = 34.29$ ns

$T_M = \#bytes/B_P = 960bytes/168 = 5.71$ ns

$T_T = \max\{T_C, T_M\} = 34.29$ ns

$F_A = \#flops/T_T = 960flops/34.29ns = $ **28 Gflops/s**

I=**flops**/**bytes**= 64 = 61440flops/960bytes [7680MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

T_C = #flops/F_P = 7680flops/28 = 2194.29 ns

T_M = #bytes/B_P = 960bytes/168 = 5.71 ns

T_T = max{T_C,T_M} = 2194.29 ns

F_A = #flops/T_T = **28 Gflops/s**

$I=\textbf{flops}/\textbf{bytes}= 64 = 61440\text{flops}/960\text{bytes}$ [7680MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1$\rightarrow$C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

$T_C = \text{\#flops}/F_P$ = 7680flops/28 = 2194.29 ns

$T_M = \text{\#bytes}/B_P$ = 960bytes/168 = 5.71 ns

$T_T = \textbf{max}\{T_C, T_M\}$ = 2194.29 ns

$F_A = \text{\#flops}/T_T$ = **28 Gflops/s**

I=**flops**/**bytes**= 8192 = 7864320flops/960bytes [983040MAD/(**10x**(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F$_P$] (GFlops/s)*	Bwidth L1→C [B$_P$] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

T_C = #flops/F_P = 280868.58 ns

T_M = #bytes/B_P = 5.71 ns

T_T = **max**{T_C,T_M} = 280868.58 ns

F_A = #flops/T_T = **28 Gflops/s**

APPLICATION
CHARACTERIZATION

– Memory-bound applications
– Compute-bound applications

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

2/23/2016

69

APPLICATION CHARACTERIZATION

– Memory-bound applications
– Compute-bound applications

Application is a SINGLE POINT in the Cache-Aware Roofline Model!

i7 3770K Ivy Bridge	Perf. [F$_P$] (GFlops/s)*	Bwidth L1→C [B$_P$] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

MODEL FOR 1 CORE

MODEL FOR 4 CORES?

Multi-core CPU

i7 3770K Ivy Bridge	Perf. [F$_P$] (GFlops/s)*	Bwidth L1→C [B$_P$] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

2/23/2016

MODEL FOR 4 CORES

MODEL FOR 1 CORE

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

Multi-core CPU

MODEL FOR 4 CORES

MODEL FOR 1 CORE

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

Multi-core CPU

MODEL FOR 4 CORES

MODEL FOR 1 CORE

As for now, we just considered

L1 bandwidth!

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

Multi-core CPU

Multi-core CPU

MEMORY HIERARCHY

- Set of on-chip caches: private (L1, L2) or shared (L3)
- Global memory (DRAM)
- Caches hide the latency when accessing DRAM (also between successive cache levels)

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

Multi-core CPU

MEMORY HIERARCHY

- Set of on-chip caches: private (L1, L2) or shared (L3)
- Global memory (DRAM)
- Caches hide the latency when accessing DRAM (also between successive cache levels)

CACHE-AWARE ROOFLINE MODEL

- Peak FP performance and L1 bandwidth obtained from processor's specifications (bottom table)
- **We need bandwidth from all other memory levels to the Core?**

i7 3770K Ivy Bridge	Perf. $[F_P]$ (GFlops/s)*	Bwidth L1→C $[B_P]$ (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

Multi-core CPU

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

MEMORY HIERARCHY

- Set of on-chip caches: private (L1, L2) or shared (L3)
- Global memory (DRAM)
- Caches hide the latency when accessing DRAM (also between successive cache levels)

CACHE-AWARE ROOFLINE MODEL

- Peak FP performance and L1 bandwidth obtained from processor's specifications (bottom table)
- **We need bandwidth from all other memory levels to the Core?**
  - MICRO-BENCHMARKS FOR ARCHITECTURE CHARACTERIZATION

```
// AVX Assembly code: 2 Loads + 1
Store
vmovapd    0(%rax), %ymm0
vmovapd   32(%rax), %ymm1
vmovapd      %ymm2, 64(%rax)
vmovapd   96(%rax), %ymm3
vmovapd  128(%rax), %ymm4
vmovapd      %ymm5, 160(%rax)
...
```

Multi-core Architectures
- Memory Hierarchy -

Multi-core CPU

	CORE	CORE	CORE	CORE
	L1	L1	L1	L1
	L2	L2	L2	L2

L3 Cache

D R A M

Memory bandwidth variation for AVX, SSE, and DP scalars

- - - DP scalars   – – SSE   —— AVX

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

```
// AVX Assembly code: 2 Loads + 1 Store
vmovapd    0(%rax), %ymm0
vmovapd   32(%rax), %ymm1
vmovapd      %ymm2, 64(%rax)
vmovapd   96(%rax), %ymm3
vmovapd  128(%rax), %ymm4
vmovapd      %ymm5, 160(%rax)
...
```

Multi-core CPU

Memory bandwidth variation for AVX, SSE, and DP scalars

DP scalars — — SSE —— AVX

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

```
// AVX Assembly code: 2 Loads + 1 Store
vmovapd    0(%rax), %ymm0
vmovapd   32(%rax), %ymm1
vmovapd      %ymm2, 64(%rax)
vmovapd   96(%rax), %ymm3
vmovapd  128(%rax), %ymm4
vmovapd      %ymm5, 160(%rax)
...
```

Multi-core CPU

Memory bandwidth variation for AVX, SSE, and DP scalars

How to measure?

```
// Configured Performance Counters
CPU_CLK_UNHALTED.CORE/REF
MEM_UOP_RETIRED.ALL_LOADS
MEM_UOP_RETIRED.ALL_STORES
…
```

```
// AVX Assembly code: 2 Loads + 1 Store
vmovapd    0(%rax), %ymm0
vmovapd   32(%rax), %ymm1
vmovapd      %ymm2, 64(%rax)
vmovapd   96(%rax), %ymm3
vmovapd  128(%rax), %ymm4
vmovapd      %ymm5, 160(%rax)
…
```

Multi-core Architectures
- Memory Hierarchy -

Multi-core CPU

CORE | CORE | CORE | CORE
L1 | L1 | L1 | L1
L2 | L2 | L2 | L2

L3 Cache

D R A M

Memory bandwidth variation for AVX, SSE, and DP scalars

L1→C
L2→C
L3→C
DRAM→C

Memory Bandwidth [GB/s]
Data Traffic [KBytes]

Multi-core CPU

Performance variation for AVX

How to measure?

```
// Configured Performance Counters
CPU_CLK_UNHALTED.CORE/REF
FP_OPS_EXE_SSE_SCALAR_DBL
FP_OPS_EXE_SSE_FP_PACKED_DBL
SIMD_FP_256_PACKED_DBL
…
```

```
// AVX Assembly code: 2 Loads + 1 Store
vmulpd    %ymm0, %ymm0, %ymm0
vaddpd    %ymm1, %ymm1, %ymm1
vmulpd    %ymm2, %ymm2, %ymm2
vaddpd    %ymm3, %ymm3, %ymm3
vmulpd    %ymm4, %ymm4, %ymm4
vaddpd    %ymm5, %ymm5, %ymm5
…
```

Multi-core CPU

Performance variation for AVX

$F_P=112$

filling the pipeline

Performance [GFlops/s]

Double Floating-point Operations [Flops]

—— ADD —— MUL —— MAD

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

```
// AVX Assembly code: 2 Loads + 1
Store
vmulpd    %ymm0, %ymm0, %ymm0
vaddpd    %ymm1, %ymm1, %ymm1
vmulpd    %ymm2, %ymm2, %ymm2
vaddpd    %ymm3, %ymm3, %ymm3
vmulpd    %ymm4, %ymm4, %ymm4
vaddpd    %ymm5, %ymm5, %ymm5
...
```

Cache-Aware Roofline Model
- Putting it all together -

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672

*256-bit AVX double-precision floating-point instructions

2/23/2016

85

Cache-aware Roofline Model: Hands On

Performance [Gflops/s] vs Operational Intensity [flops/byte]

MAD (Peak performance)
ADD/MUL
Peak L1 Bandwidth (L1→C)
L2→C
L3→C
DRAM→LLC
DRAM→C

Cache-aware Roofline Model*
[proposed]

Intel 3770K
(Ivy Bridge)

- Insightful **single plot model**
  - Shows performance limits of multicores
  - Redefined OI: flops and bytes as seen by core
  - Constructed once per architecture

- Considers **complete memory hierarchy**
  - Influence of caches and DRAM to performance

- Applicable to **other types of operations**
  - not only floating-point

- **Useful for:**
  - **Application** characterization and optimization
  - **Architecture** development and understanding

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model: Hands On

4 Cores
(AVX MAD)

Intel 3770K
(Ivy Bridge)

- **Total Cache-aware Roofline Model**

  - Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
  - Single-plot modeling for **different** types of compute and memory **operations**

- Insightful **single plot model**
  - Shows performance limits of multicores
  - Redefined OI: flops and bytes as seen by core
  - Constructed once per architecture

- Considers **complete memory hierarchy**
  - Influence of caches and DRAM to performance

- Applicable to **other types of operations**
  - not only floating-point

- **Useful for:**
  - **Application** characterization and optimization
  - **Architecture** development and understanding

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

**4 Cores
(AVX ADD/MUL)**

Intel 3770K
(Ivy Bridge)

- Insightful **single plot model**
  - Shows performance limits of multicores
  - Redefined OI: flops and bytes as seen by core
  - Constructed once per architecture

- Considers **complete memory hierarchy**
  - Influence of caches and DRAM to performance

- Applicable to **other types of operations**
  - not only floating-point

- **Total Cache-aware Roofline Model**

  - Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
  - Single-plot modeling for **different** types of compute and memory **operations**

- **Useful for:**
  - **Application** characterization and optimization
  - **Architecture** development and understanding

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model: Hands On

Performance [Gflops/s] vs Operational Intensity [flops/byte]. Curves labeled AVX MAD, SSE MAD, SSE MUL/ADD, L1→C (LD2+ST), L1→C (SSE), L3→C (SSE), DRAM→C (SSE). Intel 3770K Ivy Bridge, 4 Cores (SSE).

- Insightful **single plot model**
  - Shows performance limits of multicores
  - Redefined OI: flops and bytes as seen by core
  - Constructed once per architecture

- Considers **complete memory hierarchy**
  - Influence of caches and DRAM to performance

- Applicable to **other types of operations**
  - not only floating-point

- **Total Cache-aware Roofline Model**

  - Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
  - Single-plot modeling for **different** types of compute and memory **operations**

- **Useful for:**
  - **Application** characterization and optimization
  - **Architecture** development and understanding

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model: Hands On

- Insightful **single plot model**
  - Shows performance limits of multicores
  - Redefined OI: flops and bytes as seen by core
  - Constructed once per architecture

- Considers **complete memory hierarchy**
  - Influence of caches and DRAM to performance

- Applicable to **other types of operations**
  - not only floating-point

- **Total Cache-aware Roofline Model**

  - Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
  - Single-plot modeling for **different** types of compute and memory **operations**

- **Useful for:**
  - **Application** characterization and optimization
  - **Architecture** development and understanding

---

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

WHAT IS HOT (WHAT IS NOT)?

- APPLICATION CHARACTERIZATION -

- **Multi-cores**: Powerful cores and memory hierarchy (caches and DRAM)

- **Performance**: Computations (*flops*) and communication (*bytes*) overlap in time

---

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

- **Multi-cores**: Powerful cores and memory hierarchy (caches and DRAM)

APP-D (data traffic from DRAM)

$$I=(\Sigma f_I)/(\Sigma b_I)$$

I is constant

Intel 3770K
(Ivy Bridge)

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

- **Multi-cores**: Powerful cores and memory hierarchy (caches and DRAM)

APP-L3 (data fits in L3)

$I_1 = f_1 / b_1$

Intel 3770K
(Ivy Bridge)

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

- **Multi-cores**: Powerful cores and memory hierarchy (caches and DRAM)

APP-L3 (data fits in L3)

$$I_1 = f_1/b_1$$
$$I_2 = (f_1 + f_2)/b_1$$

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

- **Multi-cores**: Powerful cores and memory hierarchy (caches and DRAM)

APP-L3 (data fits in L3)

$$I_1 = f_1/b_1$$

$$I_2 = (f_1 + f_2)/b_1$$

$$I_i = (\Sigma f_i)/b_1$$

I is variable

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

- **Multi-cores**: Powerful cores and memory hierarchy (caches and DRAM)

APP-L1 (data fits in L1)

$$I_1 = f_1/b_1$$
$$I_2 = (f_1 + f_2)/b_1$$
$$I_i = (\Sigma f_i)/b_1$$

I is variable

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

- **Multi-cores**: Powerful cores and memory hierarchy (caches and DRAM)

Fixed I - unexpected performance for different $ levels

Load Data (bytes)

Execute (flops)

Store Data (bytes)

Does not achieve maximum attainable performance

I varies with the problem size. Memory bound becomes compute bound.

I is variable

$I_1 = f_1/b_1$

$I_2 = (f_1 + f_2)/b_1$

$I_i = (\Sigma f_i)/b_1$

MAD (Maximum Performance Fp)

ADD/MUL

Intel 3770K (Ivy Bridge)

Peak DRAM→LC bandwidth

#Iterations

Operational Intensity [Flops/DRAM Byte]

Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

Cache-aware Roofline Model

- **Multi-cores**: Powerful cores and memory hierarchy (caches and DRAM)

- **Performance**: Computations (*flops*) and communication (*bytes*) overlap in time

Cache-aware Roofline Model: Hands On

APP-D (data traffic from DRAM)

$$I = (\Sigma f_I)/(\Sigma b_I)$$

I is constant

Intel 3770K
(Ivy Bridge)

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model: Hands On

APP-L3 (fits in L3)

$$I=(\Sigma f_I)/(\Sigma b_I)$$

I is constant

Intel 3770K
(Ivy Bridge)

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model: Hands On

APP-L3 (fits in L3)

I=(Σf_I)/(Σb_I)

I is constant

Intel 3770K
(Ivy Bridge)

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model: Hands On

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model: Hands On

$$I = (\Sigma f_I)/(\Sigma b_I)$$

I is constant

Intel 3770K

(Ivy Bridge)

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model: Hands On

APP-L1 (fits in L1)

Achieves maximum attainable performance is always memory bound.

'I' does not vary. The performance tends to the cache level ceiling.

$$I=(\Sigma f_I)/(\Sigma b_I)$$

I is constant

* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013

Cache-aware Roofline Model

Original Roofline Model


```
// matrix multiplication example
for i=1 to M
   for j=1 to N
      for k=1 to K
         C[i,j] += A[i,k]*B[k,j]
```


1) Basic implementation: All matrices stored in row-major order.

Practical Example: Dense Matrix Multiplication

Cache-aware Roofline Model

Original Roofline Model


```
// matrix multiplication example
for i=1 to M
   for j=1 to N
      for k=1 to K
         C[i,j] += A[i,k]*B[k,j]
```


1) Basic implementation: All matrices stored in row-major order.

Practical Example: Dense Matrix Multiplication

Cache-aware Roofline Model

Original Roofline Model


```
// matrix multiplication example
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```


A × B = C

1) Basic implementation: All matrices stored in row-major order.

Practical Example: Dense Matrix Multiplication

Cache-aware Roofline Model

- app in the compute bound region
- mainly limited by DRAM
- can be optimized to hit higher cache levels

Original Roofline Model

- app in the memory bound region
- mainly limited by DRAM
- can be optimized up to the slanted part

```
// matrix multiplication example
// VER 1: Row major matrices
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```


1) Basic implementation: All matrices stored in row-major order.

Practical Example: Dense Matrix Multiplication

Cache-aware Roofline Model

Performance [GFlops/s] vs Operational Intensity [Flops/Byte]

- app in the compute bound region
- almost hits L3
- **can be further optimized** to hit higher cache levels

Original Roofline Model

Performance [GFlops/s] vs Operational Intensity [Flops/DRAM Byte]

- app in the memory bound region
- performance *hits the roof* of the model
- suggests that the **optimization is finished**

```
// matrix multiplication example
// VER 1: Row major matrices
// OPT 2: Transpose B matrix
for i=1 to M
    for j=1 to N
        for k=1 to K
            C[i,j] += A[i,k]*B[k,j]
```

K
M A
x
N
K B
=
N
M C

2) Transposition: One matrix is transposed into column-major

Practical Example: Dense Matrix Multiplication

Cache-aware Roofline Model

Original Roofline Model

- performance is further improved
- breaking the cache level ceilings **towards the roof**

- **optimization process finished**

```
// matrix multiplication example
// OPT 3: Blocking for L3
for i=1 to M
   for j=1 to N
      for k=1 to K
         C[i,j] += A[i,k]*B[k,j]
```


A x B = C

3) Blocking for L3: All matrices are blocked to efficiently exploit L3

Practical Example: Dense Matrix Multiplication

Cache-aware Roofline Model

Original Roofline Model

- performance is further improved
- breaking the cache level ceilings **towards the roof**

- **optimization process finished**

```
// matrix multiplication example
// VER 1: Row major matrices
// OPT 2: Transpose B matrix
// OPT 3: Blocking for L3
// OPT 4: Blocking for L2
// OPT 5: Blocking for L1
```

Practical Example: Dense Matrix Multiplication

Cache-aware Roofline Model

- OPT 6 achieves **near theoretical performance**

Original Roofline Model

optimizations suggested by the cache-aware model

- moves to the compute bound region (shift in operational intensity)

```
// matrix multiplication example
// VER 1: Row major matrices
// OPT 2: Transpose B matrix
// OPT 3: Blocking for L3
// OPT 4: Blocking for L2
// OPT 5: Blocking for L1
// OPT 6: Highly optimized (MKL)
```

Cache-aware Roofline Model

Caches cannot be neglected!
(performance improved ~10x)

- OPT 6 achieves **near theoretical performance**

Original Roofline Model

optimizations suggested by the cache-aware model

- moves to the compute bound region (shift in operational intensity)

```
// matrix multiplication example
// VER 1: Row major matrices
// OPT 2: Transpose B matrix
// OPT 3: Blocking for L3
// OPT 4: Blocking for L2
// OPT 5: Blocking for L1
//  OPT 6: Highly optimized (MKL)
```

Cache-aware Roofline Model: Use Cases

Application Characterization

single core

quad-core

Online Monitoring

milc

tonto

LU factorization

* Antão, D., Taniça, L., Ilić, A., Pratas, F., Tomás, P., and Sousa, L., "Monitoring Performance and Power for Application Characterization with Cache-aware Roofline Model", PPAM'13

THE CACHE-AWARE ROOFLINE MODEL:

- PERFORMANCE

- POWER*

- EFFICIENCY

• *Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores" (submitted)*

CPU (package)

CORE 1	...	CORE K

CORE DOMAIN

UNCORE DOMAIN

Main Memory

POWER MODELING FOR 3 DIFFERENT DOMAINS (RAPL-BASED):

1. POWER OF CORES (P_C)

   – consumed by components within the cores

2. UNCORE POWER (P_U)

   – consumed by all other (non-processing) parts of the chip, e.g., off-chip memory controller

3. PACKAGE POWER (P_P)

   – the power of the complete processor chip

1. POWER OF CORES (P$_C$) 2. UNCORE POWER (P$_U$) 3. PACKAGE POWER (P$_P$)

POWER ROOFLINE MODEL RELATES **POWER CONSUMPTION** WITH OPERATIONAL INTENSITY (I=f/b)

⇒ Average Power Consumption must be considered

– during the *time interval, T(I),* in which the (Roofline) performance is obtained!

⇒ Power Contributions of both memory operations and FP operations vary with two factors:

1. The number of executed operations
2. The contribution of each during the time interval **T(I)**

1. POWER OF CORES (P_C) 2. UNCORE POWER (P_U) 3. PACKAGE POWER (P_P)

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

$I = f/b = 1/128$

Power (Cores) [Watts]

Time [ms]

Operational Intensity [Flops/Byte]

Power Roofline Model

1. POWER OF CORES (P_C) 2. UNCORE POWER (P_U) 3. PACKAGE POWER (P_P)

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

$I = f/b = 1/128$

T(I)

Power (Cores) [Watts] — vertical axis: 55.00, 50.00, 45.00, 40.00, 35.00, 30.00

Horizontal axis: 0.0078125, 0.03125, 0.125, 0.5, 2, 8, 32, 128, 512, 2048, 8192

Time [ms] — vertical axis: 16384, 4096, 1024, 256, 64, 16, 4, 1

Operational Intensity [Flops/Byte]: 0.0078125, 0.03125, 0.125, 0.5, 2, 8, 32, 128, 512, 2048, 8192

Power Roofline Model

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

$I = f/b = 1/128$

T(I)

Power (Cores) [Watts]

Operational Intensity [Flops/Byte]

Time [ms]

Power Roofline Model

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

$I = f/b = 4/128$

T(I)

Power Roofline Model

Intel 3770K (Ivy Bridge Architecture)

$I = f/b = 4/128$

T(I)

Power Roofline Model

1. POWER OF CORES (P_C)   2. UNCORE POWER (P_U)   3. PACKAGE POWER (P_P)

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

$I = f/b = 4/128$

$T(I)$

Power (Cores) [Watts]

Time [ms]

Operational Intensity [Flops/Byte]

Power Roofline Model

1. Power of Cores (P_C)   2. Uncore Power (P_U)   3. Package Power (P_P)

Intel 3770K (Ivy Bridge Architecture)

$I = f/b = 16/128$

T(I)

Power Roofline Model

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

I = f/b = 16/128

T(I)

Power Roofline Model

1. POWER OF CORES (P_C) 2. UNCORE POWER (P_U) 3. PACKAGE POWER (P_P)

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

$I = f/b = 64/128$

$T(I)$

Power Roofline Model

TÉCNICO LISBOA

1. POWER OF CORES (P$_C$)   2. UNCORE POWER (P$_U$)   3. PACKAGE POWER (P$_P$)

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

$I = f/b = 256/128$

T(I)

Operational Intensity [Flops/Byte]

1. Power of Cores (P_C) 2. Uncore Power (P_U) 3. Package Power (P_P)

Intel 3770K (Ivy Bridge Architecture)

Maximum Overlap = Maximum Pow

I = f/b ≈ 512/128

T(I)

Power Roofline Model

1. Power of Cores (P_C)   2. Uncore Power (P_U)   3. Package Power (P_P)

Intel 3770K (Ivy Bridge Architecture)

$I = f/b = 1024/128$

$T(I)$

Power (Cores) [Watts]

Time [ms]

Operational Intensity [Flops/Byte]

Power Roofline Model

1. POWER OF CORES (P_C) 2. UNCORE POWER (P_U) 3. PACKAGE POWER (P_P)

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

$I = f/b = 65536/128$

T(I)

Power Roofline Model

1. POWER OF CORES (P_C) 2. UNCORE POWER (P_U) 3. PACKAGE POWER (P_P)

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

T(I)

1. POWER OF CORES (P_C) 2. UNCORE POWER (P_U) 3. PACKAGE POWER (P_P)

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

THE MOST "DESIRABLE" PERFORMANCE POINT IS THE WORST IN THE POWER DOMAIN

Power Roofline Model

Intel 3770K (Ivy Bridge Architecture)

The impact of the off-chip memory controller power reduces with the number of memory operations and their contribution when compared to the FP operations

Power Roofline Model

PACKAGE

CORES

UNCORE

INTEL 3770K (IVY BRIDGE ARCHITECTURE)

THE PACKAGE POWER DEPENDS ON SUPERPOSITION WITH THE POWER OF CORES, THE UNCORE POWER, AND THE OTHER COMPONENTS ON THE CHIP

Operational Intensity [Flops/Byte]

- Different power domains: *Cores* + *Uncore* = *Package*

- **Performance**: Computations (*flops*) and communication (*bytes*) overlap in time

- **Power consumption**: *Superposed* contributions of *flops* and *bytes*

- **Performance**: Computations (*flops*) and communication (*bytes*) overlap in time

- **Power consumption**: Superposed contributions of *flops* and *bytes*

- **Total Power Cache-aware Roofline model**

Power Cache-aware Roofline Model

- **Performance**: Computations (*flops*) and communication (*bytes*) overlap in time

- **Power consumption**: Superposed contributions of *flops* and *bytes*

- **Total Power Cache-aware Roofline model**

Power Cache-aware Roofline Model

- **Performance**: Computations (*flops*) and communication (*bytes*) overlap in time

- **Power consumption**: Superposed contributions of *flops* and *bytes*

- **Total Power Cache-aware Roofline model**

- **Performance**: Computations (*flops*) and communication (*bytes*) overlap in time

- **Power consumption**: Superposed contributions of *flops* and *bytes*

- **Total Power Cache-aware Roofline model**

THE CACHE-AWARE ROOFLINE MODEL:

- PERFORMANCE

- POWER

- EFFICIENCY*

*Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores"*

Cache-aware Roofline Models*

* Ilić, A., Pratas, F. and Sousa, L., "Cache-aware Roofline model: Upgrading the loft", IEEE Computer Architecture Letters (2013)

* Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores" (submitted)

Application Behavior

Cache-aware Roofline Models*

Original Roofline Models**

* A. Ilić, F. Pratas, and L. Sousa, "Cache-aware Roofline model: Upgrading the loft", IEEE Computer Architecture Letters (2013)
** S. Williams, et.al. "Roofline: An insightful visual performance model for multicore architectures", Comm. of the ACM (2009)
** J. Choi, D. Bedard, R. Fowler, and R. Vuduc. "A roofline model of energy", IPDPS (2013/2014)

# Cache-aware Roofline Model: Use Cases

Application Characterization

Online Monitoring

* Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores" (submitted)
* Antão, D., Taniça, L., Ilić, A., Pratas, F., Tomás, P., and Sousa, L., "Monitoring Performance and Power for Application Characterization with Cache-aware Roofline Model", PPAM'13

BUNCH OF CACHE-AWARE ROOFLINE MODELS (EXPERIMENTALLY VERIFIED)

– **(Total) Performance**

– **(Total) Power Roofline Models**: for several domains, i.e., power of cores, uncore power and complete package power

– **Energy Roofline Model**: Time + Power Domains

– **Energy-Efficiency Roofline Model**: Performance + Power Domains

– **EDP-based Roofline Model**: Performance + Energy Domains

ALL MODELS OBTAINED WITHIN A SINGLE TEST PROCEDURE

– THE SAME TIME NEEDED AS FOR CONSTRUCTING THE PERFORMANCE ROOFLINE MODEL

FUTURE WORK

- INTEGRATION OF THE PERFORMANCE CARM IN INTEL TOOLS

– GPUS, ARMS, COMPLETE SYSTEM …

Questions?

Thank you!

Further readings:

A. Ilic, F. Pratas, and L. Sousa, *"Cache-aware Roofline model: Upgrading the loft",* IEEE Computer Architecture Letters, CAL (2013)

A. Ilic, F. Pratas, and L. Sousa, *"CARM: Cache-Aware Performance, Power and Energy-Efficiency Roofline Modeling",* Intel CATC (2015)

L. Taniça, A. Ilic, P. Tomás, and L. Sousa, *"SchedMon: A Performance and Energy Monitoring Tool for Modern Multi-cores",* MuCoCoS/Euro-Par (2014)

D. Antão, L. Taniça, A. Ilic, F. Pratas, P. Tomás, and L. Sousa*, "Monitoring Performance and Power for Application Characterization with Cache-aware Roofline Model",* PPAM (2013)

A. Ilic, F. Pratas, and L. Sousa, *"Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores" (#$%&)*

inesc id
lisboa