Cache-Aware Roofline Model: Performance, Power and Energy-Efficiency

Aleksandar Ilić,

Frederico Pratas and Leonel Sousa





INESC-ID/IST, Universidade de Lisboa, Portugal



Introduction











THIS IS ALL ABOUT BUILDING THE ROOFS











HITTING THE ROOF ARCHITECTURES VS. APPLICATIONS

- Multi-core CPUs, accelerators, diverse compute capabilities, complex memory hierarchy...
- Complex applications, different compute and memory requirements
- Optimize and characterize applications for specific architectures

MAXIMUM ATTAINABLE PERFORMANCE VS. POWER/ENERGY

CONSUMPTION

 \Rightarrow How far can we go?

 \Rightarrow What are those maximums for performance, power, energy, efficiency...?







STATIC DAG-BASED SCHEDULING









STATIC DAG-BASED SCHEDULING





STATIC DAG-BASED SCHEDULING





TÉCNICO LISBOA

ſſ

lisboa

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED





Е

linescid



2/23/2016

7

TÉCNICO LISBOA

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED





lisboa

SCHEDULING

Е

TÉCNICO LISBOA

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED





lisboa



TÉCNICO LISBOA

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING





lisboa



Е

TÉCNICO LISBOA

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED



TÉCNICO LISBOA

ıſi

lisboa

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED

TÉCNICO LISBOA

ili

lisboa



inesc id

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED SCHEDULING



13

TÉCNICO

STATIC DAG-BASED SCHEDULING DYNAMIC DLT-BASED



14

TÉCNICO LISBOA

ilt

lisboa



THE CACHE-AWARE ROOFLINE MODEL:

- PERFORMANCE*
- Power
- EFFICIENCY

*A. Ilic, F. Pratas and L. Sousa "Cache-ware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters (2013)







SEVERAL (IDENTICAL) PROCESSING CORES

- PARALLELISM ACROSS THE PROCESSING CORES







SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)





INST 1





SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)

5 clocks for 1 instruction (5-stage pipeline)









SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)









SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)









SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)

HANDS-ON: IVY BRIDGE AT 3.5 GHz (17 3770K)

- Double-precision Floating-point operation (FLOP)

- Multiplication(MUL) or addition (ADD)









SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- INSTRUCTION LEVEL PARALLELISM (PIPELINING)

HANDS-ON: IVY BRIDGE AT 3.5 GHz (17 3770K)

- Double-precision Floating-point operation (FLOP)

- Multiplication(MUL) or addition (ADD)













Multi-core CPU			Several (IDENTICAL) PROCESSING CORES						
CO RE	CO RE	CO RE	CO RE	_	 Parallelis Instructio IN-CORE ops) 	m across th n level para PARALLE	ne proc allelism ELISM (s	essing cores (pipelining) several ports f	or different
Port 0	Port 1	Port 2	Port 3	Port 4	Port X	HANDS 3770 - Double-p	<mark>-ON:</mark> I IK) precisio	VY BRIDGE AT n FLOPs	3.5 GHz (17
						- Through	nput: 1	instruction/cloc	k
						Instructio	FLO PS	Perforn (GFLO	nance PS/s)
						птуре	Instr.	1 Core	4 Cores
						64 bits	1	3.5 (2flops x 3.5GHz)	14
						128 bits (SSE)	2	7	28
_						256 bits	4	14	56

(AVX)





Multi-co	S	SEVERAL (IDENTICAL) PROCESSING CORES					
CO RE RE	CO CC RE RE		 Parallelis Instructio IN-CORE ops) 	m across th n level para PARALLE	ne proce allelism LISM (9	essing cores (pipelining) several ports f	or different
Port 0 Port 1	Port 2 Po	ort 3 Port 4	Port X	Hands 3770	<mark>-ON:</mark> I K)	VY B RIDGE AT	3.5 GHz (17
MUL ADD	LOAD LO	AD STOR E		- Double-p - Throua h	precision	n FLOPs FP instruction	s/clock
				Instructio	FLO PS	Perform (GFLO	nance PS/s)
				птуре	Instr.	1 Core	4 Cores
				64 bits	1	3.5 → 7 (2flops x 3.5GHz)	14 → 28
				128 bits (SSE)	2	7→14	28 → 56
-C				256 bits (AVX)	4	14 → 28	56 → 112







SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- IN-CORE PARALLELISM (several ports for different ops)



i7 3770K Ivy Bridge	Performanc e (GFlops/s)*	Bandwidth L1→C (GB/s)*		
1 Core	28	?		
4 Cores	112	?		
*256-bit AVX double-precision floating-point instructions				





SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- IN-CORE PARALLELISM (several ports for different ops)



i7 3770K Ivy Bridge	Performanc e (GFlops/s)*	Bandwidth L1→C (GB/s)*		
1 Core	28	?		
4 Cores	112	?		
*256-bit AVX double-precision floating-point instructions				







*256-bit AVX double-precision floating-point instructions

What is the peak (theoretical) bandwidth of the $L1 \rightarrow C$ ore communication bus?







*256-bit AVX double-precision floating-point instructions

What is the peak (theoretical) bandwidth of the $L1 \rightarrow C$ ore communication bus?

- 3x128bits = 48 bytes can be transferred at the same time (per core)
- bus operates at the frequency of the processor \rightarrow 3.5 GHz
- ⇒ 48 bytes x 3.5 GHz = **168 GB/s (1 Core)**







*256-bit AVX double-precision floating-point instructions

What is the peak (theoretical) bandwidth of the $L1 \rightarrow C$ ore communication bus?

- 3x128bits = 48 bytes can be transferred at the same time (per core)
- bus operates at the frequency of the processor \rightarrow 3.5 GHz
- ⇒ 48 bytes x 3.5 GHz = **168 GB/s (1 Core)**
- ⇒ 4 x 168 GB/s = **672 GB/s (4 cores)**







SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

i7 3770K Ivy Bridge	Performanc e (GFlops/s)*	Bandwidth L1 <i>→</i> C (GB/s)*		
1 Core	28	168		
4 Cores	112	672		
*256-bit AVX dotble-precision floating-point instructions				

We can't get higher than this!

What does it tell about the attainable performance?







SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
  for j=1 to N
    for k=1 to K
        C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Performanc e (GFlops/s)*	Bandwidth L1 → C (GB/s)*		
1 Core	28	168		
4 Cores	112	672		
*256-bit AVX doable-precision floating-point instructions				

We can't get higher than this!

What does it tell about the attainable performance?







SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
for j=1 to N
for k=1 to K
C[i,j] += A[i,k]*B[k,j]
```

IF memory operations and computations are serially performed:

Memory Operations (LD+ST) Computations (flops)

BUT they are actually executed in parallel (interleaved):



i7 3770K Ivy Bridge	Performanc e (GFlops/s)*	Bandwidth L1 → C (GB/s)*		
1 Core	28	168		
4 Cores	112	672		
*256-bit AVX double-precision floating-point instructions				





SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
for j=1 to N
for k=1 to K
C[i,j] += A[i,k]*B[k,j]
```

IF memory operations and computations are serially performed:



BUT they are actually executed in parallel (interleaved):



i7 3770K Ivy Bridge	Performanc e (GFlops/s)*	Bandwidth L1 → C (GB/s)*		
1 Core	28	168		
4 Cores	112	672		
*256-bit AVX double-precision floating-point instructions				





SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
  for j=1 to N
    for k=1 to K
        C[i,j] += A[i,k]*B[k,j]
```

IF memory operations and computations are serially performed:









SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)


Multi-core Architectures





SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
for j=1 to N
for k=1 to K
C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

Memory operations and computations are executed in parallel (interleaved):

 $\underset{T_{T}}{\overset{\leftarrow}{\longrightarrow}} \overset{T_{C}}{\underset{\top_{M}}{\longleftarrow}} => T_{T} = max\{T_{C}, T_{M}\} = max\{\#flops/F_{P}, \#bytes/B_{P}\}$



Multi-core Architectures





SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
for j=1 to N
for k=1 to K
C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C <mark>[B_P]</mark> (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

Memory operations and computations are executed in parallel (interleaved):

 $\overbrace{T_{T}}$

=> T_T=max{T_C,T_M}=max{#flops/F_P, #bytes/B_P}

Attainable Performance (F_A) of the architecture:

 $F_A = \#flops/T_T$



Multi-core Architectures





SEVERAL (IDENTICAL) PROCESSING CORES

- Parallelism across the processing cores
- Instruction level parallelism (pipelining)
- In-core parallelism (several ports for different ops)

In general, <u>real applications</u> mix different number of flops and bytes:

```
// matrix multiplication example
for i=1 to M
  for j=1 to N
    for k=1 to K
        C[i,j] += A[i,k]*B[k,j]
```

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

Memory operations and computations are executed in parallel (interleaved):



=> T_T=max{T_C,T_M}=max{**#flops/F**_P, **#bytes/B**_P}

Attainable Performance (F _A) of the architecture	Rooflin
F _A = #flops/Τ _T	е





CACHE-AWARE ROOFLINE MODEL - insightful performance model of multi-core architectures relates:











i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		





i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B _P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		
2/23/2016		



43

TÉCNICO LISBOA

ſſ

inescid







i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		
2/23/2016		







I=flops/bytes=0.0083 = 8flops/960bytes [1MAD/(10x(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C <mark>[B_P]</mark> (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		





IV 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1– [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		
2/23/2016		



TÉCNICO LISBOA

IJ

lisboa



28

112

*256-bit AVX double-precision floating-point instructions

1 Core

4 Cores

Iİİ

168

672

TÉCNICO LISBOA

IJ



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1- > C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

2/23/2016



TÉCNICO

IJ

linescid



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

 $T_{c} = #flops/F_{P} = 8flops/28 = 0.29 ns$ $T_{M} = #bytes/B_{P} = 960bytes/168 = 5.71 ns$ $T_{T} = max{T_{c},T_{M}} = 5.71 ns$

49

TÉCNICO

ilt

2/23/2016

Iİİ



```
2/23/2016
```

TÉCNICO



F_Δ = #flops/T_T = 8flops/5.71 ns = **1.4 Gflops/s**



4 Cores

112

*256-bit AVX double-precision floating-point instructions

672

TÉCNICO

IJĵ



TÉCNICO LISBOA

IJ

lisboa 32,00 262144 32768 16.00 Roofline plot 4096 Time [ns] Performance [GFlops/s] 8,00 512 64 4.00 8 2.00 0.00390630.015625 0.0625 0.25 256 1024 4096 **Operational Intensity [flops/bytes]** 1.00 0.50 0.0625 0.25 0.00390630.015625 16 64 256 1024 4096 1 4 **Operational Intensity [flops/bytes]** I=flops/bytes=0.067 = 64flops/960bytes [8MAD/(10x(2LD+ST))*] $T_{c} = \#flops/F_{P} = 64flops/28 = 2.29 \text{ ns}$ i7 3770K Bwidth L1→C Perf. [F] lvy $[B_P]$ **T_M = #bytes/B_P** = 960bytes/168 = 5.71 ns (GFlops/s)* (GB/s)* **Bridge** $T_{T} = max\{T_{C}, T_{M}\} = 5.71 \text{ ns}$ 168 1 Core 28 $F_{\Delta} = \#flops/T_{T} = ?$ 4 Cores 112 672 ♠ *256-bit AVX double-precision floating-point instructions

2/23/2016

Building the Cache-aware Roofline Model

TÉCNICO

lisboa 32,00 262144 32768 16.00 Roofline plot 4096 Time [ns] Performance [GFlops/s] 8,00 512 64 4.00 8 2.00 0.00390630.015625 0.0625 256 1024 0.25 4096 **Operational Intensity [flops/bytes]** 1.00 0.50 0.0625 0.25 0.00390630.015625 16 64 256 1024 4096 1 4 **Operational Intensity [flops/bytes]** I=flops/bytes=0.067 = 64flops/960bytes [8MAD/(10x(2LD+ST))*] $T_{c} = #flops/F_{P} = 64 flops/28 = 2.29 ns$ i7 3770K Bwidth L1→C Perf. [F] lvy $[B_P]$ **T_M = #bytes/B_P** = 960bytes/168 = 5.71 ns (GFlops/s)* (GB/s)* **Bridge** $T_{T} = max\{T_{C}, T_{M}\} = 5.71 \text{ ns}$ 168 1 Core 28 $F_{\Delta} = \#flops/T_{T} = ?$ 4 Cores 112 672 Iİİ *256-bit AVX double-precision floating-point instructions

2/23/2016

Building the Cache-aware Roofline Model

TÉCNICO

lisboa 32,00 262144 32768 16.00 Roofline plot 4096 Time [ns] ^Derformance [GFlops/s] 8,00 512 64 4.00 8 2.00 0.00390630.015625 0.0625 256 1024 **Operational Intensity [flops/bytes]** 1.00 0.50 0.25 0.00390630.015625 0.0625 16 64 256 1024 4096 1 4 **Operational Intensity [flops/bytes]** I=flops/bytes=0.067 = 64flops/960bytes [8MAD/(10x(2LD+ST))*] i7 3770K $T_{c} = \#flops/F_{P} = 64flops/28 = 2.29 \text{ ns}$ Bwidth L1→C Perf. [F] lvy $[B_P]$ $T_{M} = \#bytes/B_{P} = 960bytes/168 = 5.71 ns$ (GFlops/s)* (GB/s)* **Bridge** $T_{T} = max\{T_{C}, T_{M}\} = 5.71 \text{ ns}$ 168 1 Core 28 **F**_Δ = #flops/T_T = 64flops/5.71 ns = **11.2 Gflops/s** 4 Cores 112 672 ılŤ *256-bit AVX double-precision floating-point instructions

Building the Cache-aware Roofline Model

2/23/2016

TÉCNICO



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C <mark>[B_P]</mark> (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

 $T_{c} = \#flops/F_{P} = 64flops/28 = 2.29 \text{ ns}$ $T_{M} = \#bytes/B_{P} = 960bytes/168 = 5.71 \text{ ns}$ $T_{T} = max\{T_{c}, T_{M}\} = 5.71 \text{ ns}$ $F_{A} = \#flops/T_{T} = 64flops/5.71 \text{ ns} = 11.2 \text{ Gflops/s}$



2/23/2016

TÉCNICO



TÉCNICO LISBOA

IJ

lisboa



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C <mark>[B_P]</mark> (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

$$T_{c} = #flops/F_{P} = 160 flops/28 = 5.71 ns$$

 $T_{M} = #bytes/B_{P} = 960 bytes/168 = 5.71 ns$
 $T_{T} = max{T_{c},T_{M}} = 5.71 ns (T_{c}=T_{M})$
 $F_{A} = #flops/T_{T} = ?$



TÉCNICO LISBOA

IJ

linescid



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

 $T_{c} = #flops/F_{P} = 160 flops/28 = 5.71 ns$ $T_{M} = #bytes/B_{P} = 960 bytes/168 = 5.71 ns$ $T_{T} = max{T_{c},T_{M}} = 5.71 ns (T_{c}=T_{M})$ $F_{A} = #flops/T_{T} = ?$



2/23/2016

TÉCNICO

IJ

lisboa



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

 $T_{C} = \#flops/F_{P} = 160flops/28 = 5.71 \text{ ns}$ $T_{M} = \#bytes/B_{P} = 960bytes/168 = 5.71 \text{ ns}$ $T_{T} = max\{T_{C}, T_{M}\} = 5.71 \text{ ns} (T_{C}=T_{M})$ $F_{A} = \#flops/T_{T} = 160flops/5.71 \text{ ns} = 28 \text{ Gflops/s}$



2/23/2016

TÉCNICO

IJĵ

TÉCNICO **Building the Cache-aware Roofline Model** IJĵ lisboa 32,00 262144 32768 16.00 **Roofline plot** 4096 Time [ns] ^Derformance [GFlops/s] 8,00 512 64 4.00 8 2.00 0.00390630.015625 0.0625 256 1024 **Operational Intensity [flops/bytes]** 1.00 0.50 0.00390630.015625 0.0625 0.25 16 64 256 1024 4096 1 4 **Operational Intensity [flops/bytes]** I=flops/bytes=0.016 = 160flops/960bytes [20MAD/(10x(2LD+ST))*] i7 3770K $T_{c} = \#flops/F_{P} = 160 flops/28 = 5.71 ns$ Bwidth L1→C Perf. [F] lvy $[B_P]$ **T_M = #bytes/B_P** = 960bytes/168 = 5.71 ns (GFlops/s)* (GB/s)* **Bridge** $T_{T} = max\{T_{C}, T_{M}\} = 5.71 \text{ ns} (T_{C} = T_{M})$ 168 1 Core 28 **F**_A = #flops/T_T = 160flops/5.71 ns = 28 Gflops/s 4 Cores 112 672 Iİİ *256-bit AVX double-precision floating-point instructions



I=flops/bytes=0.016 = 160flops/960bytes [20MAD/(10x(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C <mark>[B_P]</mark> (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

$$\begin{split} & \textbf{T}_{C} = \#\textbf{flops/F}_{P} = 160 \text{flops}/28 = 5.71 \text{ ns} \\ & \textbf{T}_{M} = \#\textbf{bytes/B}_{P} = 960 \text{bytes}/168 = 5.71 \text{ ns} \\ & \textbf{T}_{T} = \max\{\textbf{T}_{C}, \textbf{T}_{M}\} = 5.71 \text{ ns} (\textbf{T}_{C} = \textbf{T}_{M}) \\ & \textbf{F}_{A} = \#\textbf{flops/T}_{T} = 160 \text{flops}/5.71 \text{ ns} = 28 \text{ Gflops/s} \end{split}$$

lisboa



2/23/2016

TÉCNICO

IJĵ







TÉCNICO **Building the Cache-aware Roofline Model** ilt lisboa 32,00 262144 32768 16.00 4096 Time [ns] ^Derformance [GFlops/s] 8,00 512 64 4.00 8 2.00 0.00390630.015625 0.0625 0.25 256 1024 4096 **Operational Intensity [flops/bytes]** 1.00 0.50 0.00390630.015625 0.0625 0.25 16 64 256 1024 4096 4 **Operational Intensity [flops/bytes]** I=flops/bytes=1 = 960flops/960bytes [120MAD/(10x(2LD+ST))*] i7 3770K $T_{c} = \#flops/F_{P} = 960 flops/28 = 34.29 ns$ Bwidth L1→C Perf. [F] $[B_P]$ lvy **T_M = #bytes/B_P** = 960bytes/168 = 5.71 ns (GFlops/s)* (GB/s)* **Bridge** $T_T = max\{T_C, T_M\} = 34.29 \text{ ns}$ 168 1 Core 28 **F**_Δ = #flops/T_T = 960flops/34.29ns = 28 Gflops/s 4 Cores 112 672 Iİİ *256-bit AVX double-precision floating-point instructions

TÉCNICO **Building the Cache-aware Roofline Model** ilt lisboa 32,00 262144 32768 16.00 4096 Time [ns] ^Derformance [GFlops/s] 8,00 512 64 4.00 8 2.00 0.00390630.015625 0.0625 0.25 256 1024 4096 **Operational Intensity [flops/bytes]** 1.00 0.50 0.00390630.015625 0.0625 0.25 16 64 256 1024 4096 4 **Operational Intensity [flops/bytes]** I=flops/bytes=1 = 960flops/960bytes [120MAD/(10x(2LD+ST))*] i7 3770K $T_{c} = \#flops/F_{P} = 960 flops/28 = 34.29 ns$ Bwidth L1→C Perf. [F] lvy $[B_P]$ **T_M = #bytes/B_P** = 960bytes/168 = 5.71 ns (GFlops/s)* (GB/s)* **Bridge** $T_T = max\{T_C, T_M\} = 34.29 \text{ ns}$ 168 1 Core 28 **F**_Δ = #flops/T_T = 960flops/34.29ns = 28 Gflops/s 4 Cores 112 672

IJ

2/23/2016

*256-bit AVX double-precision floating-point instructions



I=flops/bytes= 64 = 61440flops/960bytes [7680MAD/(10x(2LD+ST))*]

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C <mark>[B_P]</mark> (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

2/23/2016

 $T_{c} = #flops/F_{P} = 7680 flops/28 = 2194.29 ns$ $T_{M} = #bytes/B_{P} = 960 bytes/168 = 5.71 ns$ $T_{T} = max{T_{c},T_{M}} = 2194.29 ns$ $F_{A} = #flops/T_{T} = 28 Gflops/s$



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C <mark>[B_P]</mark> (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		

 $T_{c} = #flops/F_{P} = 7680 flops/28 = 2194.29 ns$ $T_{M} = #bytes/B_{P} = 960 bytes/168 = 5.71 ns$ $T_{T} = max{T_{c},T_{M}} = 2194.29 ns$ $F_{A} = #flops/T_{T} = 28 Gflops/s$

III



*256-bit AVX double-precision floating-point instructions

4 Cores

IÎ

2/23/2016

672







APPLICATION CHARACTERIZATION

- Memory-bound applications
- Compute-bound applications

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		
2/23/2016		



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		
2/23/2016		





TÉCNICO LISBOA

IJ

linescid



· · · · ·	

4 Cores

112

*256-bit AVX double-precision floating-point instructions



2/23/2016



i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1 → C <mark>[B_P]</mark> (GB/s)*
1 Core	28	168
4 Cores	112	672
*256-bit AVX double-precision floating-point instructions		








DRAM

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*		
1 Core	28	168		
4 Cores	112	672		
*256-bit AVX double-precision floating-point instructions				

2/23/2016

ili

MEMORY HIERARCHY

- Set of on-chip caches: private (L1, L2) or shared (L3)
- Global memory (DRAM)
- Caches hide the latency when accessing DRAM (also between successive cache levels)

76





DRAM

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B _P] (GB/s)*		
1 Core	28	168		
4 Cores	112	672		
*256-bit AVX double-precision floating-point instructions				

MEMORY HIERARCHY

- Set of on-chip caches: private (L1, L2) or shared (L3)
- Global memory (DRAM)
- Caches hide the latency when accessing DRAM (also between successive cache levels)

CACHE-AWARE ROOFLINE MODEL

- Peak FP performance and L1 bandwidth obtained from processor's specifications (bottom table)
- We need bandwidth from all other memory levels to the Core?



TÉCNICO LISBOA





DRAM

i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1→C [B_P] (GB/s)*		
1 Core	28	168 672		
4 Cores	112			
*256-bit AVX double-precision floating-point instructions				

MEMORY HIERARCHY

- Set of on-chip caches: private (L1, L2) or shared (L3)
- Global memory (DRAM)
- Caches hide the latency when accessing DRAM (also between successive cache levels)

CACHE-AWARE ROOFLINE MODEL

- Peak FP performance and L1 bandwidth obtained from processor's specifications (bottom table)
- We need bandwidth from all other memory levels to the Core?
 - MICRO-BENCHMARKS FOR ARCHITECTURE CHARACTERIZATION

```
// AVX Assembly code: 2 Loads + 1
Store
vmovapd 0(%rax), %ymm0
vmovapd 32(%rax), %ymm1
vmovapd %ymm2, 64(%rax)
vmovapd 96(%rax), %ymm3
vmovapd 128(%rax), %ymm4
vmovapd %ymm5, 160(%rax)
```



TÉCNICO LISBOA

Bwidth L1→C

 $[B_P]$

(GB/s)*

168

672





Memory bandwidth variation for AVX, SSE, and DP scalars 1024 512 Memory Bandwidth [GB/s] 256 128 64 32 16 8 0.063 16.128 4128.768 1.008 258.048 66060.288 Data Traffic [KBytes]

— - DP scalars – – SSE – AVX

// AVX Assembly code: 2 Loads + 1
Store
vmovapd 0(%rax), %ymm0
vmovapd 32(%rax), %ymm1
vmovapd %ymm2, 64(%rax)
vmovapd 96(%rax), %ymm3

-	• • • •	4
vmovapd	128(%rax),	%ymm4
vmovapd	% ymm5 ,	160(%rax)



i7 3770K

lvy

Bridge

1 Core

4 Cores

Perf. [F_P]

(GFlops/s)*

28

112

Bwidth L1→C

 $[B_P]$

(GB/s)*

168

672





Memory bandwidth variation for AVX, SSE, and DP scalars



— - DP scalars – – SSE – AVX

// AVX Assembly code: 2 Loads + 1
Store
vmovapd 0(%rax), %ymm0
vmovapd 32(%rax), %ymm1
vmovapd %ymm2, 64(%rax)
vmovapd 96(%rax), %ymm3

villovapo	90(srax),	Symme
vmovapd	128(%rax),	%ymm4
vmovapd	% ymm5 ,	160(%rax)



i7 3770K

lvy

Bridge

1 Core

4 Cores

Perf. [F_P]

(GFlops/s)*

28

112









2/23/2016









Cache-Aware Roofline Model - Putting it all together -







Operational Intensity [Flops/Byte]

			1024 -				
			<u>-</u> 512 -				
i7 3770K Ivy Bridge	Perf. [F_P] (GFlops/s)*	Bwidth L1- > C [B_P] (GB/s)*	5 850 - 5 128 - 128 - 8 128 - 8 64 - ≻		L1→C	L2→C	
1 Core	28	168	0 32 - ₩			L3→	
4 Cores	112	672					
*256-bit AVX doubl	e-precision floating-poin 2/23/2016	nt instructions	0.0	63 1.0	08 16.128 Data Traf	258.048 4128. fic [KBytes]	768 66060.288



• Insightful single plot model

linescid

- Shows performance limits of multicores
- Redefined OI: flops and bytes as seen by core

TÉCNICO LISBOA

ijİ

- Constructed once per architecture
- Considers complete memory hierarchy
 Influence of caches and DRAM to performance
- Applicable to other types of operations
 not only floating-point
- Useful for:
 - Application characterization and optimization
 - Architecture development and understanding



Total Cache-aware Roofline Model

- Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
- Single-plot modeling for **different** types of compute and memory **operations**

Insightful single plot model

linescid

- Shows performance limits of multicores
- Redefined OI: flops and bytes as seen by core

TÉCNICO

ISBOA

ijİ

- Constructed once per architecture
- Considers complete memory hierarchy
 Influence of caches and DRAM to performance
- Applicable to other types of operations
 not only floating-point
- Useful for:
 - Application characterization and optimization
 - Architecture development and understanding



Total Cache-aware Roofline Model

- Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
- Single-plot modeling for **different** types of compute and memory **operations**

Insightful single plot model

linescid

- Shows performance limits of multicores
- Redefined OI: flops and bytes as seen by core

TÉCNICO

ISROA

ijİ

- Constructed once per architecture
- Considers complete memory hierarchy
 Influence of caches and DRAM to performance
- Applicable to other types of operations
 not only floating-point
- Useful for:
 - Application characterization and optimization
 - Architecture development and understanding



Total Cache-aware Roofline Model

- Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
- Single-plot modeling for **different** types of compute and memory **operations**

Insightful single plot model

inescid

- Shows performance limits of multicores
- Redefined OI: flops and bytes as seen by core

TÉCNICO

ISROA

ijİ

- Constructed once per architecture
- Considers complete memory hierarchy
 Influence of caches and DRAM to performance
- Applicable to other types of operations
 not only floating-point
- Useful for:
 - Application characterization and optimization
 - Architecture development and understanding



Total Cache-aware Roofline Model

- Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
- Single-plot modeling for **different** types of compute and memory **operations**

Insightful single plot model

linescid

- Shows performance limits of multicores
- Redefined OI: flops and bytes as seen by core

TÉCNICO LISBOA

ili

- Constructed once per architecture
- Considers complete memory hierarchy
 Influence of caches and DRAM to performance
- Applicable to other types of operations
 not only floating-point
- Useful for:
 - Application characterization and optimization
 - Architecture development and understanding

Cache-Aware Roofline Model vs. State-of-the-Art





WHAT IS HOT (WHAT IS NOT)?

- APPLICATION CHARACTERIZATION -



The Original Roofline Model*

• Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



TÉCNICO

• **Performance**: Computations (*flops*) and communication (*bytes*) overlap in



* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)





TÉCNICO LISBOA

IJĵ

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



TÉCNICO LISBOA

IJĵ

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

• Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



TÉCNICO LISBOA

IJĵ

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

• Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



TÉCNICO LISBOA

IJĵ

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

• Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



TÉCNICO LISBOA

IJĵ

* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)

TÉCNICO LISBOA

IJİ



* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)

Cache-aware Roofline Model

inescid Lisboa

• Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



Performance: Computations (flops) and communication (bytes) overlap in







TÉCNICO LISBOA

Cache-aware Roofline Model: Hands On



* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013





* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013









* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013





* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013



TÉCNICO LISBOA

IJĵ

lisboa

Cache-Aware Roofline Model vs. State-of-the-Art













Original Roofline Model











Original Roofline Model











Original Roofline Model











Original Roofline Model





- app in the compute bound region
- mainly limited by DRAM
- can be optimized to hit higher cache levels

- app in the memory bound region
- mainly limited by DRAM
- can be optimized up to the slanted part



128






Cache-aware Roofline Model Original Roofline Model



- app in the compute bound region
- almost hits L3
- can be further optimized to hit higher cache levels



- app in the memory bound region

- performance hits the roof of the model
- suggests that the optimization is finished



2) Transposition: One matrix is transposed into column-major









Original Roofline Model



- performance is further improved
- breaking the cache level ceilings towards the roof

- optimization process finished



3) Blocking for L3: All matrices are blocked to efficiently exploit L3







Original Roofline Model





- performance is further improved
- breaking the cache level ceilings towards the roof

- optimization process finished

- // matrix multiplication example
 // VER 1: Row major matrices
 // OPT 2: Transpose B matrix
 // OPT 3: Blocking for L3
- // OPT 4: Blocking for L2
- // OPT 5: Blocking for L1















- OPT 6 achieves near theoretical performance





- moves to the compute bound region (shift in operational intensity)













Cache-aware Roofline Model 128 64 32 Performance [GFlops/s] Caches cannot be neglected! 16 (performance improved ~10x) 8 4 2 1 0.5 0.25 0.0078125 0.0625 0.5 2048 16384 131072 1048576 8388608 32 256 **Operational Intensity** [Flops/Byte]

- OPT 6 achieves near theoretical performance





- moves to the compute bound region (shift in operational intensity)











Cache-aware Roofline Model: Use Cases



TÉCNICO LISBOA

IJĵ

lisboa

* Antão, D., Taniça, L., Ilić, A., Pratas, F., Tomás, P., and Sousa, L., "Monitoring Performance and Power for Application Characterization with Cache-aware Roofline Model", PPAM'13



THE CACHE-AWARE ROOFLINE MODEL:

- Performance
- POWER*
- EFFICIENCY

• Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores" (submitted)



Power Roofline Model





Power modeling for 3 different domains (RAPL-based):

- 1. POWER OF CORES (P_C)
- consumed by components within the cores
- 2. UNCORE POWER (P_U)
 - consumed by all other (non-processing) parts of the chip, e.g., off-chip memory controller

3. PACKAGE POWER (P_P)

- the power of the complete processor chip







POWER ROOFLINE MODEL RELATES **POWER CONSUMPTION** WITH OPERATIONAL INTENSITY (I=f/b)

- \Rightarrow Average Power Consumption must be considered
 - during the *time interval*, *T(I)*, in which the (Roofline) performance is obtained!
- \Rightarrow Power Contributions of both memory operations and FP operations vary with two factors:
 - 1. The number of executed operations
 - 2. The contribution of each during the time interval T(I)



































2/23/2016





Different power domains: Cores + Uncore = Package





•

TÉCNICO LISBOA

IJĵ

lisboa

Performance: Computations (flops) and communication (bytes) overlap in

time





TÉCNICO LISBOA

ilt

linescid

- LISBOA
- Performance: Computations (*flops*) and communication (*bytes*) overlap in time
- **Power consumption**: Superposed contributions of *flops* and *bytes*



- LISBOA
- Performance: Computations (*flops*) and communication (*bytes*) overlap in time
- **Power consumption**: Superposed contributions of *flops* and *bytes*



- LISBOA
- Performance: Computations (*flops*) and communication (*bytes*) overlap in time
- **Power consumption**: Superposed contributions of *flops* and *bytes*



- LISBOA
- Performance: Computations (*flops*) and communication (*bytes*) overlap in time
- **Power consumption**: Superposed contributions of *flops* and *bytes*





THE CACHE-AWARE ROOFLINE MODEL:

- Performance
- Power
- EFFICIENCY*

* Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores"



Efficiency Cache-Aware Roofline Model













Energy-efficiency




Application Behavior



TÉCNICO LISBOA

IJ

Cache-aware Roofline Models*



* Ilić, A., Pratas, F. and Sousa, L., "Cache-aware Roofline model: Upgrading the loft", IEEE Computer Architecture Letters (2013) * Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores" (submitted)

Application Behavior



TÉCNICO LISBOA

Cache-aware Roofline Models*



* A. Ilić, F. Pratas, and L. Sousa, "Cache-aware Roofline model: Upgrading the loft", IEEE Computer Architecture Letters (2013) ** S. Williams, et.al. "Roofline: An insightful visual performance model for multicore architectures", Comm. of the ACM (2009) ** J. Choi, D. Bedard, R. Fowler, and R. Vuduc. "A roofline model of energy", IPDPS (2013/2014)

Cache-aware Roofline Model: Use Cases



TÉCNICO LISBOA

IJ

lisboa

* Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores" (submitted) * Antão, D., Taniça, L., Ilić, A., Pratas, F., Tomás, P., and Sousa, L., "Monitoring Performance and Power for Application Characterization with Cache-aware Roofline Model", PPAM'13



BUNCH OF CACHE-AWARE ROOFLINE MODELS (EXPERIMENTALLY VERIFIED)

- (Total) Performance
- (Total) Power Roofline Models: for several domains, i.e., power of cores, uncore power and complete package power
- Energy Roofline Model: Time + Power Domains
- Energy-Efficiency Roofline Model: Performance + Power Domains
- EDP-based Roofline Model: Performance + Energy Domains

ALL MODELS OBTAINED WITHIN A SINGLE TEST PROCEDURE

- THE SAME TIME NEEDED AS FOR CONSTRUCTING THE PERFORMANCE ROOFLINE MODEL

FUTURE WORK

- INTEGRATION OF THE PERFORMANCE CARM IN INTEL TOOLS
- GPUS, ARMS, COMPLETE SYSTEM ...



Questions?

Thank you!

Further readings:

A. Ilic, F. Pratas, and L. Sousa, "*Cache-aware Roofline model: Upgrading the loft*", IEEE Computer Architecture Letters, CAL (2013)

A. Ilic, F. Pratas, and L. Sousa, *"CARM: Cache-Aware Performance, Power and Energy-Efficiency Roofline Modeling",* Intel CATC (2015)

L. Taniça, A. Ilic, P. Tomás, and L. Sousa, "SchedMon: A Performance and Energy Monitoring Tool for Modern Multi-cores", MuCoCoS/Euro-Par (2014)

D. Antão, L. Taniça, A. Ilic, F. Pratas, P. Tomás, and L. Sousa, "Monitoring Performance and Power for Application Characterization with Cache-aware Roofline Model", PPAM (2013)

A. Ilic, F. Pratas, and L. Sousa, "Beyond the Roofline: Power, Energy and Efficiency Modeling for *Multicores*" (#\$%&)

