

# Designing with Quartus II



20 YEARS of  
**ALTERA**  
INNOVATION

**Designing with Quartus II**

Copyright © 2003 Altera Corporation

QUARTUS II

---

---

---

---

---

---

---

---

## Class Agenda

- Design Methodology in Quartus® II
  - Exercise 1
- Projects
- Compilation
  - Exercise 2
- Single & Multi-Clock Timing Analysis
  - Exercise 3 & 4
- Simulation
  - Exercise 5
- Programming/Configuration

Copyright © 2003 Altera Corporation

2



---

---

---

---

---

---

---

---



20 YEARS of  
**ALTERA**  
INNOVATION

**Designing with Quartus II**

*Introduction to Altera & Altera Devices*

Copyright © 2003 Altera Corporation

QUARTUS II

---

---

---

---

---

---

---

---

**The Programmable Solutions Company®**

- Programmable Devices
- Design Software
- Intellectual Property (IP)

Copyright © 2003 Altera Corporation  
4

---

---

---

---

---

---

---

---

**Introduction to Altera Devices**

- Programmable Logic Families
  - High & Medium Density FPGAs
    - Stratix™ II, Stratix, APEX™ II, APEX 20K, & FLEX® 10K
  - Low-Cost FPGAs
    - Cyclone™ & ACEX® 1K
  - FPGAs with Clock Data Recovery
    - Stratix GX & Mercury™
  - CPLDs
    - MAX® 7000 & MAX 3000
  - Embedded Processor Solutions
    - Nios™, Excalibur™
  - Configuration Devices
    - EPC

Copyright © 2003 Altera Corporation  
5

---

---

---

---

---

---

---

---

**Introduction to Altera Design Software**

- Software & Development Tools:
  - Quartus II
    - Stratix II, Stratix, Stratix GX, Cyclone, APEX II, APEX 20K/E/C, Excalibur, & Mercury Devices
    - FLEX 10K/A/E, ACEX 1K, FLEX 6000, MAX 7000S/AE/B, MAX 3000A Devices
  - Quartus II Web Edition
    - Free Version
    - Not All Features & Devices Included
  - MAX+PLUS® II
    - All FLEX, ACEX, & MAX Devices

Copyright © 2003 Altera Corporation  
6

---

---

---

---

---

---

---

---



20 YEARS of  
**ALTERA**  
INNOVATION

**Designing with Quartus II**

*Quartus II Development System  
Feature Overview*

Copyright © 2003 Altera Corporation



---

---

---

---

---

---

---

---

## Quartus II Development System

- Fully-Integrated Design Tool
  - Multiple Design Entry Methods
  - Logic Synthesis
  - Place & Route
  - Simulation
  - Timing & Power Analysis
  - Device Programming

Copyright © 2003 Altera Corporation



---

---

---

---

---

---

---

---

## More Features

- MegaWizard® & SOPC Builder Design Tools
- LogicLock™ Optimization Tool
- NativeLink® 3rd-Party EDA Tool Integration
- Integrated Embedded Software Development
- SignalTap® II & SignalProbe™ Debug Tools
- Windows, Solaris, HP-UX, & Linux Support
- Node-Locked & Network Licensing Options
- Revision Control Interface

Copyright © 2003 Altera Corporation



---

---

---

---

---

---

---

---

# Designing with Quartus II

## What's New in Quartus II 4.0

- SOPC Builder
- LogicLock™ Block-Based Methodology
- Assignment Editor
- Creating & Validating I/O Assignments
- IP Cores
- Integrated Synthesis
- Scripting
- Block Design Entry & Documentation
- MAX+PLUS® II Project Conversion

Copyright © 2003 Altera Corporation  
10



---

---

---

---


---

---

---

---

## Quartus II Operating Environment



Copyright © 2003 Altera Corporation  
11



---

---

---

---


---

---

---

---

## Main Toolbar & Modes



Copyright © 2003 Altera Corporation  
12



---

---

---

---

---

---

---

---



# Designing with Quartus II



20 YEARS of  
**ALTERA**  
INNOVATION

## Designing with Quartus II

*Design Methodology*

Copyright © 2003 Altera Corporation

QUARTUS II

---

---

---

---


---

---

---

---

### PLD Design Flow



**Design Specification** → **Design Entry/RTL Coding**  
- Behavioral or Structural Description of Design

**RTL Simulation**  
- Functional Simulation (Modelsim®, Quartus II)  
- Verify Logic Model & Data Flow (No Timing Delays)

**Synthesis**  
- Translate Design into Device Specific Primitives  
- Optimization to Meet Required Area & Performance Constraints  
- Precision, Synplify, Quartus II

**Place & Route**  
- Map Primitives to Specific Locations inside Target Technology with Reference to Area & Performance Constraints  
- Specify Routing Resources to Be Used

Copyright © 2003 Altera Corporation

14

QUARTUS II

20 YEARS of  
**ALTERA**  
INNOVATION

---

---

---

---


---

---

---

---

### PLD Design Flow



**Timing Analysis**  
- Verify Performance Specifications Were Met  
- Static Timing Analysis

**Gate Level Simulation**  
- Timing Simulation  
- Verify Design Will Work in Target Technology

**PC Board Simulation & Test**  
- Simulate Board Design  
- Program & Test Device on Board  
- Use **SignalTap II** for Debugging

Copyright © 2003 Altera Corporation

15

QUARTUS II

20 YEARS of  
**ALTERA**  
INNOVATION

---

---

---

---

---

---

---

---

# Designing with Quartus II



20 YEARS of  
**ALTERA**  
INNOVATION

## Designing with Quartus II

Design Entry

Copyright © 2003 Altera Corporation



---

---

---

---

---

---

---

---

## Design Entry Methods

- Quartus II
  - Text Editor
    - AHDL, VHDL, Verilog
  - Memory Editor
    - HEX, MIF
  - Schematic Design Entry
- 3rd-Party EDA Tools
  - EDIF
  - HDL
  - VQM
- Mixing & Matching Design Files Allowed

Copyright © 2003 Altera Corporation



---

---

---

---


---

---

---

---

## Design Entry Files



Verilog  
VHDL  
AHDL  
Schematic  
Schematic

Quartus II Block Editor  
Quartus II Text Editor  
Quartus II Memory Editor  
MegaWizard® Manager  
Top-Level File

Top-level design files can be .bdf, .tdf, .vhd, .vhdI, .v, .vlg, .edif or .edif

Block File  
Symbol File  
Text File  
Text File  
Text File  
Text File  
Text File  
Text File

Generated within Quartus II  
Imported from third-party EDA tools

Mentor Graphics, Synopsys, Synplicity, etc...

Copyright © 2003 Altera Corporation



---

---

---

---

---

---

---

---

## Text Design Entry

- Available Features
  - Line Numbering in the HDL Text Files
  - Preview of HDL Templates
  - Syntax Coloring
  - When Editing a Text File, an Asterisk (\*) Appears Next to the Filename
    - Asterisk Disappears after Saving the File
- Enter Text Description
  - AHDL (.TDF)
  - VHDL (.VHD)
  - Verilog (.V)

Copyright © 2003 Altera Corporation  
19



---

---

---

---

---

---

---

---

## Verilog & VHDL

- VHDL- VHSIC Hardware Description Language
  - 1987 & 1993 IEEE 1074 Standards Supported
- Verilog - 1995 & 2001 IEEE 1364 Standard HDL
  
- Create in Quartus II or any Standard Text Editor
- Use Quartus II Integrated Synthesis to Synthesize
- View Supported Commands in On-Line Help

**Learn more about HDL in Altera HDL  
Customer Training Classes**

Copyright © 2003 Altera Corporation  
20



---

---

---

---

---

---

---

---

## AHDL

- Altera Hardware Description Language
  - High-Level Hardware Behavior Description Language
  - Used in Altera Megafunctions
  - Uses Boolean Equations, Arithmetic Operators, Truth Tables, Conditional Statements, etc.
  
- Create in Quartus II or any Standard Text Editor

Copyright © 2003 Altera Corporation  
21



---

---

---

---

---

---


---

---



# Designing with Quartus II

## Create Schematic



---

---

---

---


---

---

---

---

## Insert Symbols



---

---

---

---


---

---

---

---

## Connect Wires & Buses



---

---

---

---

---

---

---

---

# Designing with Quartus II

## Change Names & Properties

Select Any Object & Right Click for Options

Properties

Properties Dialog Box

Copyright © 2003 Altera Corporation  
28

---

---

---

---

---

---

---

---

---

---

## Create Symbols

Symbol Created in Project Directory

File > Create Update > Create Symbol...

Note: Schematic Can Be Converted to a Symbol & Used in other Schematics

Copyright © 2003 Altera Corporation  
29

---

---

---

---

---

---

---

---

---

---

## Optional Block Design Entity

Block Tool

Blocks Are Optional & Support the Conduit Capability

Block Type	Type
in	INPUT
out	OUTPUT
input	INPUT
output	OUTPUT

Copyright © 2003 Altera Corporation  
30

---

---

---

---

---

---

---

---

---

---

## Megafunctions

- Pre-Made Design Blocks
  - Ex. Multiply-Accumulate, PLL, Double-Data Rate
- Benefits
  - Accelerate Design Entry
  - Pre-Optimized for Altera Architecture
  - Add Flexibility
- Two Types
  - Altera-Specific Megafunctions
  - Library of Parameterized Modules (LPMs)
    - Industry Standard Logic Functions

Copyright © 2003 Altera Corporation  
31



---

---

---

---

---


---

---

---

## MegaWizard Plug-In Manager

- Eases Implementation of Megafunctions & IP



Copyright © 2003 Altera Corporation  
32



---

---

---

---


---

---

---

---

## MegaWizard Examples



Copyright © 2003 Altera Corporation  
33



---

---

---

---

---

---


---

---



## Change Options

- View Options of Memory Editor
  - View ⇒ Select from Available Options



Copyright © 2003 Altera Corporation  
37



---

---

---

---

---

---

---

---


---

---

---

## Edit Contents

- Edit Contents of the Memory File
- Save the Memory File as .HEX or .MIF File



Copyright © 2003 Altera Corporation  
38



---

---

---

---

---

---

---

---

---

---

---

## Memory Size Wizard

*Need to Edit Size of Memory File?*

- Use the Memory Size Wizard (Edit Menu)
  - Edit Word Size
  - Edit Number of Words
  - Specify How to Handle Word Size Change
    - Increasing Word Size
      - Pad Words
      - Combine Words
    - Decreasing Word Size
      - Truncate Words from Left
      - Truncate Words from Right

Copyright © 2003 Altera Corporation  
39



---

---

---

---

---

---

---


---

---

---

---

## Using Memory File in Design



Copyright © 2003 Altera Corporation  
40



---

---

---

---

---


---

---

---

## Memory Compiler

- Memory Functions are Organized by Type
- MegaWizard is Family-Aware
  - Select Memory Type & Parameters
  - Appropriate Megafunction Selected Automatically



Copyright © 2003 Altera Corporation  
41



---

---

---

---

---


---

---

---

## FIFO Partitioner

- Map Multiple FIFOs into a Single Physical Memory Block
- Partition M-RAM Blocks into Multiple FIFOs



Copyright © 2003 Altera Corporation  
42



---

---

---

---

---

---

---

---

## Memory Behavioral Waveforms

- HTML file Generated by MegaWizard
- Description of Memory Functionality
  - Reviews Selected Parameters
  - Describes Read & Write Operations

Copyright © 2003 Altera Corporation  
43



---

---

---

---


---

---

---

---

## Example Memory Waveform



Copyright © 2003 Altera Corporation  
44



---

---

---

---

---

---

---

---

## EDA Interfaces Introduction

- Interface with Industry-Standard EDA Tools that Generate a Netlist File
  - EDIF 200
  - VHDL '87 or '93
  - Verilog
- NativeLink Interface Provides Seamless Integration with 3<sup>rd</sup>-party EDA Software Tools
  - Tools Pass Information/Commands in Background
  - Designers Can Complete Entire Design in One Tool

Copyright © 2003 Altera Corporation  
45



---

---

---

---

---

---

---

---

## NativeLink

- Comprised of Two Components
  - External Files
    - WYSIWYG (What You See Is What You Get) ATOM Netlist Files (EDIF, Verilog, VHDL)
    - Cross Reference Files (Ex. XRF)
    - Timing Files (Ex. SDO)
  - Application Programming Interface (API)
    - Pre-Defined Interface of Commands/Functions

Copyright © 2003 Altera Corporation  
46

---

---

---

---

---

---

---

---

---

---

## WYSIWYG ATOM Primitives

- Set of Design Primitives that Support WYSIWYG Compilation
- Provide Direct Control of How a Design Is Technology-Mapped to a Specific Target Device
- Allow Synthesis Vendors to Provide an Optimal Realization of a Design for Each Architecture

```

00104 ststatix_1cell par_err_high_0_and2_62_2 (
00105   .combut(par_err_high_0_and2_62),
00106   .dataa(ram_out_c_11),
00107   .datab(ram_out_c_10),
00108   .datac(ram_out_c_9),
00109   .dataa(ram_out_c_8)
00110 );
00111 defparam par_err_high_0_and2_62_2.operation_mode="normal";
00112 defparam par_err_high_0_and2_62_2.lut_mask="d66p";
00113 defparam par_err_high_0_and2_62_2.synch_mode="off";
00114 defparam par_err_high_0_and2_62_2.sva_lutc_input="dataa";
    
```

Synplify .vqm

Copyright © 2003 Altera Corporation  
47

---

---

---

---

---

---

---

---

---

---

## WYSIWYG Compilation Flow

**Note:** Logic Options in Quartus II that control synthesis can no longer be used.

Copyright © 2003 Altera Corporation  
48

---

---

---

---

---

---

---

---

---

---

## Three EDA Design Flows

- **Quartus II Driven Flow**
  - User Launches other EDA Tools from Quartus II in the Background
  - Messages Appear in Quartus II Message Window
- **Vendor Driven Flow**
  - User Runs Quartus II in the Background from the 3<sup>rd</sup>-Party EDA Tool
- **File Based Flow**
  - Each Tool Ran Separately
  - Files Are Manually Transferred between Tools

Copyright © 2003 Altera Corporation  
49



---

---

---

---

---

---

---

---

---



---

## Quartus II Driven Flow

Assignments ⇒ EDA Tool Settings

Check the "Run ..." Button to Launch the EDA Tool in the Background

Leave Unchecked for File Based Flow



Copyright © 2003 Altera Corporation  
50



---

---

---

---

---

---


---

---

---

---

## EDA Driven Flow



Run Quartus II in the Background by Selecting Run Background Compile

Copyright © 2003 Altera Corporation  
51



---

---

---

---

---

---

---

---


---

---

## File Based Flow

### ■ Work Separately in Individual Tools

- Synthesis
- Simulation
- Timing Analysis
- Board-Level
- Formal Verification
- Resynthesis



Copyright © 2003 Altera Corporation  
52



---

---

---

---

---

---

---

---

---

---

## Third Party Tool Support

### Synthesis Tools

- LeonardoSpectrum™
- Precision
- DesignCompiler
- FPGA Compiler II™
- FPGA Express™
- Synplify
- Synplify Pro
- Amplify

### Verification Tools

- ModelSim®
- ModelSim-Altera
- Cadence Verilog-XL
- Cadence NC-Verilog
- Cadence NC-VHDL
- Innoveda BLAST
- PrimeTime®
- Synopsys® VCS & VSS
- Mentor Graphics® Tau
- Synopsys Scirowco

Copyright © 2003 Altera Corporation  
53



---

---

---

---

---

---

---


---

---

---

## RTL Viewer

### ■ Graphically Represents Results of Synthesis



Copyright © 2003 Altera Corporation  
54



---

---

---

---

---

---

---

---

---

---

## RTL Viewer Uses

- Visually Checking Initial HDL Synthesis Results
  - Before Any Quartus II Optimizations
- Locating Synthesized Nodes for Assigning Constraints
- Debugging Verification Issues
- Reading VQM/EDIF Netlist Files

Copyright © 2003 Altera Corporation  
55



---

---

---

---

---

---

---

---

## Starting RTL Viewer

1. Run Analysis & Elaboration (Processing Menu or )
  - Any Processing that Performs Elaboration
2. Open RTL Viewer
  - Tools Menu or 
  - Displays Last Successful Compilation

Copyright © 2003 Altera Corporation  
56



---

---

---

---

---

---

---

---

## RTL Viewer Features

- Schematic View
- Hierarchy List
- Hierarchy Navigation
- Filter Schematic
- Page Control

Copyright © 2003 Altera Corporation  
57



---

---

---

---


---

---

---

---

## Schematic View



- Represents Design Using Logic Blocks & Nets
  - Registers
  - Muxes
  - Gates
  - Adders

Copyright © 2003 Altera Corporation  
58




---

---

---

---

---

---

---

---

## Hierarchy List

- Traverses between Design Hierarchy
- Views Logic Schematic for Each Hierarchical Level
- Breaks down Design into Netlist Elements

Copyright © 2003 Altera Corporation  
59




---

---

---

---

---


---

---

---

## Netlist Elements

- **Instances**
  - Lower Hierarchy Levels that Can Be Expanded (Unless Encrypted)
- **Primitives**
  - Low-level Nodes/Blocks that Cannot Be Expanded
- **Pins**
  - I/O Ports in the Current Level of Hierarchy
- **Nets**
  - Nets or Wires that Connect Nodes



Copyright © 2003 Altera Corporation  
60




---

---

---

---

---

---

---

---

# Designing with Quartus II

## Using Hierarchy List

Expanding Instances Shows the Instances, Pins & Nets within Internal Modules

Highlighting a Netlist Element in Hierarchy List Highlights/Views that Element in the Schematic View

Copyright © 2003 Altera Corporation  
61

---

---

---

---

---

---

---

---

---

---

## Hierarchy Navigation

- Hierarchy List
  1. Click on Netlist Element (Ex. Instance)
  2. Schematic View Automatically Adjusts Hierarchical Level to Show Element
- Schematic View
  - Mouse Pointer Indicates Action
  - ← Descending Hierarchy
    - Double-Click on Instance
    - Right-Click & Select **Hierarchy Down**
  - ← Ascending Hierarchy
    - Double-Click in Empty Space
    - Right-Click & Select **Hierarchy Up**

Copyright © 2003 Altera Corporation  
62

---

---

---

---

---

---

---

---

---

---

## Filter Schematic

Unfiltered: All Components & Paths Shown

Filtered: Only Selected Components & Related Paths Displayed

Right-Click for Filter Menu

Filter Options

Copyright © 2003 Altera Corporation  
63

---

---

---

---

---

---

---

---

---

---

## Filter Options

- Sources, Destinations, Sources & Destinations

- Between Selected Nodes

Copyright © 2003 Altera Corporation  
64

---

---

---

---

---

---

---

---

## More on Filtering

- Displays Only Nodes on Current Hierarchy Level
- Stops Tracing Paths at
  - Hierarchical Ports
  - Registers
    - Option to Disable (Tools Menu ⇒ Options)
  - Specified Number of Logic Levels
    - 10 by Default (Tools Menu ⇒ Options)

Copyright © 2003 Altera Corporation  
65

---

---

---

---

---

---

---

---

## Page Control

- Schematic Automatically Partitioned
- Option to Control Design Size Per Page (Tools Menu ⇒ Options)
  - Nodes Per Page
    - 1 – 1000 (Default: 50)
  - Ports Per Page
    - 1 – 2000 (Default: 1000)

Copyright © 2003 Altera Corporation  
66

---

---

---

---

---

---

---

---

## Managing Pages

- Title Bar Indicates Number of Pages



- Moving between Pages
  - Next Page/Previous Page
    - Moves between Partitioned Pages
  - Back/Forward
    - Displays Previously Viewed Design Views



Copyright © 2003 Altera Corporation  
67



---

---

---

---

---


---

---

---

## Nets between Pages

- Indicated by Special I/O Connectors
- Right-Click to Trace within Hierarchy
  - From Page (Source)
  - To Page (Destination)
  - Related (Other Parallel Connections)



Copyright © 2003 Altera Corporation  
68



---

---

---

---

---

---

---

---

## Other Features

- Go to Net Driver
  - Traces Net Back to Source Driver
  - Changes Schematic View if Necessary
- Locate in Design File
  - Finds Node Definition in Source File

Copyright © 2003 Altera Corporation  
69



---

---

---

---

---

---

---

---

## Exercise 1

*Please go to Exercise 1 in the Exercise Manual*

Copyright © 2003 Altera Corporation  
70



---

---

---

---

---

---

---

---

## Exercise Summary

- Schematic Design Entry is Simple
- MegaWizard Makes It Easy
  - Implements Many Design Entities in AHDL, Verilog, or VHDL
  - Makes Best Use of the Device Architecture
  - Has Direct Link to Make IP Downloads Even Easier
- Analysis & Elaboration Option Checks the File

Copyright © 2003 Altera Corporation  
71



---

---

---

---

---

---

---

---

## Summary

- Multiple Design Entry Methods
  - Text (Verilog, VHDL, AHDL)
  - Third Party Netlist (VQM, EDF)
  - Schematic
- Memory Editor
- MegaWizard
- EDA Tool Flows
- RTL Viewer

Copyright © 2003 Altera Corporation  
72



---

---

---

---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---

---

---

---

---

---

# Designing with Quartus II

## Add Files

**Add Design Files**

- Graphic (.BDF, .GDF)
- AHDL
- VHDL
- Verilog
- EDIF

**Notes:**

- Files in project directory do not need to be added
- Add top level file if filename & entity name are not the same

**Add User Library Pathnames & Files**

Copyright © 2003 Altera Corporation  
76

---

---

---

---

---

---

---

---

---

---

---

---

## User Libraries

**Add User Library Paths**

- User Libraries
- MegaCore®/AMPP Sm Libraries
- Pre-Compiled VHDL Packages

**User Library Pathnames**

Add any non-default libraries that you will use in the project. List the library names in the order you want to search them. Custom libraries can contain user-defined or vendor-supplied regular expressions. Block Symbol Files, AHDL, Verilog files, and pre-compiled VHDL packages.

Library name:  Add

Remove Up Down

OK Cancel

Copyright © 2003 Altera Corporation  
77

---

---

---

---

---

---

---

---

---

---

---

---

## EDA Tool Settings

**Choose EDA Tools**

**Add or Change Settings Later**

Tool type	Tool name
EDA kernel	<None>
Simulation	<None>
Timing analysis	<None>
Boardlevel	<None>
Formal verification	<None>
Parasynthesis	<None>

Tool settings:

Tool type: Design entity/synthesis

Tool name: <None>

Run the tool's command only to synthesize the command line

OK Cancel

Copyright © 2003 Altera Corporation  
78

---

---

---

---

---

---

---

---

---

---

---

---

# Designing with Quartus II

## Device Selection

Copyright © 2003 Altera Corporation  
79

---

---

---

---

---

---

---

---

## Device Selection

Copyright © 2003 Altera Corporation  
80

---

---

---

---

---

---

---

---

## Done!

Copyright © 2003 Altera Corporation  
81

---

---

---

---

---

---


---

---

# Designing with Quartus II

## MAX+PLUS II to Quartus II

- Convert MAX+PLUS II Projects into Quartus II Projects
- Assignments Automatically Translated



Copyright © 2003 Altera Corporation  
82




---

---

---

---

---

---

---

---

---


---

---

---

## Assignments Menu

- Accesses All Assignments & Settings
- Opens Settings Dialog Box



Copyright © 2003 Altera Corporation  
83




---

---

---

---

---

---

---

---

---


---

---

---

## Editing Project Settings

- Open Existing Project First to Edit Settings



Copyright © 2003 Altera Corporation  
84




---

---

---

---

---

---

---

---

---


---

---

---

## Editing Project Settings (cont.)

### ■ Assignments ⇒ Settings



- Change Settings
- Rename
- Add/Remove Files
- Libraries
- VHDL '87, '93?
- Verilog '95, '01?
- EDA Tool Settings
- Timing Settings
- Compiler Settings
- Simulator Settings

Copyright © 2003 Altera Corporation  
85



---

---

---

---

---

---


---

---

---

---

## Project Navigator – Hierarchy Tab



- Displays Project Hierarchy after Project Is Analyzed
- Uses
  - Set Top-Level Entity
  - Make Assignments
  - Locate in Design Files, Floorplan or Chip Editor
  - View Resource Usage
  - Drag & Drop Hierarchical Blocks

Copyright © 2003 Altera Corporation  
86



---

---

---

---

---

---


---

---

---

---

## Project Navigator – Files Tab



- Shows All Files in Project
  - All Source Files Appear under Design Files
- Uses
  - Open Files
  - Remove Files from Project
  - Set New Top-Level Entity

Copyright © 2003 Altera Corporation  
87



---

---

---

---

---

---

---


---

---

---

## Project Navigator - Design Units Tab

- Displays each Design Unit & Type
  - VHDL Entity
  - VHDL Architecture
  - Verilog Module
  - AHDL Subdesign
  - Block Diagram Filename
- Details the File which Instantiates Design Unit



Copyright © 2003 Altera Corporation  
88

---

---

---

---

---

---

---

---


---

---

---

## Project Files

- Quartus Project File (QPF)
  - Quartus II Version
  - Time Stamp
  - Active Revision
- Quartus Default File (QDF)
  - Project Defaults
  - Name: assignment\_defaults.qdf
  - Local or Bin Directory
    - Local Read First



Copyright © 2003 Altera Corporation  
89

---

---

---

---

---

---

---


---

---

---

---

## Project Archive & Restore



**Archive Project Creates:**

1. <project>.QAR
  - Compressed Archive File
  - Options to Choose which Files Get Archived
2. <project>.QARLOG
  - Log of Archive Activity

**Restore Archived Project:**

- Restores Complete Project & Library Function Files from <project>.QAR File

Copyright © 2003 Altera Corporation  
90

---

---

---

---

---

---

---

---

---

---

---



**Summary**

- Use Project Wizard to Create New Projects
- Use Assignments Menu Dialog Boxes to
  - Edit Existing Project Settings
  - Edit Third-Party Tools
- Use Project Navigator to Study File & Entity Relationships within Project

Copyright © 2003 Altera Corporation  
91



---

---

---

---

---

---

---

---



**20 YEARS of**  
**ALTERA**  
**INNOVATION**

**Designing with Quartus II**  
*Quartus II Compilation*

Copyright © 2003 Altera Corporation



---

---

---

---

---

---

---

---

**Quartus II Compilation**

- Synthesis
- Fitting
- Generating Output
  - Timing Analysis Output Netlist
  - Simulation Output Netlists
  - Programming/Configuration Output Files

Copyright © 2003 Altera Corporation  
93



---

---

---

---

---

---

---

---

## Controlling Synthesis & Fitting

- Two Methods to Control Logic Synthesis & Fitting Operations
  - Settings
    - Project-Wide Switches
  - Assignments (i.e. Logic Options; Constraints)
    - Individual Entity/Node Controls

Copyright © 2003 Altera Corporation  
94



---

---

---

---

---

---

---

---

## Settings

- Examples
  - Device Selection
  - Pin Assignments
  - Synthesis Optimization
  - Fitter Optimization
  - Physical Synthesis
- Located in Settings Dialog Box (Assignments Menu)

Copyright © 2003 Altera Corporation  
95



---

---

---

---


---

---

---

---

## Editing Settings



Assignments -> Settings

Several Options Control  
Compilation & Device Options

Copyright © 2003 Altera Corporation  
96



---

---

---

---

---

---

---

---



## Synthesis Netlist Optimizations

- Further Optimize Netlists during Synthesis
- Types
  - WYSIWYG Primitive Resynthesis
  - Gate-Level Register Retiming

Copyright © 2003 Altera Corporation  
100



---

---

---

---

---


---

---

---

## WYSIWYG Primitive Resynthesis

- Unmaps 3<sup>rd</sup>-Party Atom Netlist Back to Gates & then Remaps to Altera Primitives
  - Unavailable when Using Integrated Synthesis
- Considerations
  - Node Names May Change
  - 3<sup>rd</sup>-Party Synthesis Attributes May Be Lost
    - Preserve/Keep
  - Some Registers May Be Synthesized Away



Copyright © 2003 Altera Corporation  
101



---

---

---

---

---


---

---

---

## Gate-Level Register Retiming

- Moves Registers across Combinatorial Logic to Balance Timing
- Trades between Critical & Non-Critical Paths
- Makes Changes at Gate Level



Copyright © 2003 Altera Corporation  
102



---

---

---

---

---

---

---

---

## Enabling Synthesis Optimizations

Settings - two\_d\_dct

Category:

- General
- Files
- User Libraries
- Device
- Timing Requirements & Options
- EDA Tool Settings
- Compilation Process
- Analysis & Synthesis Settings
  - VHDL Input
  - Verilog HDL Input
  - Default Parameters
  - Synthesis Method Optimizations
- Fitter Settings
  - Physical Synthesis Optimizations
- Timing Analyzer
- Design Assistant

Synthesis Method Optimizations

Specify options for performing method optimizations during synthesis. Note: The availability of these options depends on the current device family.

- Perform WYSIWYG positive re-synthesis (using optimization technique specified in Analysis & Synthesis settings)
- Perform gate-level register retiming
- Allow register retiming to trade off TrueTool with Fmax

Created/Modified Nodes Noted in Compilation Report

Copyright © 2003 Altera Corporation  
103

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

---

---

## Fitter Optimizations

Timing Driven Compilation

- Optimize Internal Timing
- Optimize I/O Register Placement

Compilation Speed/Fitter Effort

- Standard Fit (Highest Effort)
- Fast Fit (Faster Compile but Possibly Lesser Design Performance)
- Auto Fit (Compile Stops after Meeting Timing)
- One Fitting Attempt

Seed

- Controls Initial Placement Configuration

Fitter Settings

Specify options for fitting. Note: The availability of some options depends on the current device family and fitter.

Timing-driven compilation:

- Optimize timing
- Optimize gate timing
- Optimize I/O cell register placement for timing

File Filter:

- Standard (No highest effort)
- Fast Fit (fast to 50% faster compilation / may reduce fmax)
- Auto Fit (reduce fitter effort after meeting timing requirements)

Limit to one fitting attempt

Seed

Show Settings

Copyright © 2003 Altera Corporation  
104

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

---

---

## Physical Synthesis

- Re-Synthesis Based on Fitter Output
  - Makes Incremental Changes that Improve Results for a Given Placement in Altera Device
  - Compensates for Routing Delays from Fitter
    - Routing Delays Large Part of Typical Critical Path Delay
- Types
  - Combinational Logic
  - Registers
    - Register Duplication
    - Register Retiming

Copyright © 2003 Altera Corporation  
105

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

---

---

## Combinational Logic

- Swaps Look-Up Table (LUT) Ports within LEs to Reduce Critical Path LEs
- Allows LUT Duplication to Enable Further Optimizations on the Critical Path

Copyright © 2003 Altera Corporation  
106

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

---

---

## Register Duplication

- High Fan-Out Register Is Duplicated & Placed to Reduce Delay
  - Combinational Logic May Also Be Duplicated

Copyright © 2003 Altera Corporation  
107

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

---

---

## Enabling Physical Synthesis

Settings - fitref

Category:

- General
  - Files
  - Use Libraries
  - Device
  - Timing Requirements & Options
  - EDA Tool Settings
  - Compilation Process
  - Analysis & Synthesis Settings
    - VHDL Input
    - Verilog HDL Input
    - Default Parameters
    - Synthesis Netlist Optimizations
  - File Settings
    - Physical Synthesis Optimizations**
    - Timing Analyzer
    - Design Assistant
    - Signal Tap II Logic Analyzer

Physical Synthesis Optimizations

Specify options for performing physical synthesis optimizations during fitting. Note: The availability of these options depends on the current device family.

- Perform physical synthesis for combinational logic
- Physical synthesis for registers
  - Perform register duplication
  - Perform register relaying

Created/Modified Nodes Noted in Compilation Report

Copyright © 2003 Altera Corporation  
108

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

---

---

## More Netlist Optimizations Info


- Disable Optimizations on Specific Entities/Nodes
  - Set **Netlist Optimizations** Logic Option to **Never Allow**
  - Entities/Nodes Cannot Be Altered
- Prevent Nodes from Being Optimized Away
  - HDL Attributes
    - Use **PRESERVE** (Registers) or **KEEP** (Combinational Logic)
  - **Preserve** Logic Option
- Unsafe Registers & Logic Remain Unaffected
  - Registers with Certain Timing Constraints
  - Registers that Feed Clocks, Asynchronous Controls
  - Registers Fed by Registers in Other Clock Domains

Copyright © 2003 Altera Corporation  
109



## Processing Options


- Start Compilation
  - Perform Full Compilation
- Start Analysis & Elaboration
  - Check Syntax & Build Database Only
- Start Analysis & Synthesis
  - Synthesize Code & Estimate Timing
- Start Fitter
- Start Assembler
- Start Timing Analysis
- Start I/O Assignment Analysis
- Start Design Assistant



Copyright © 2003 Altera Corporation  
110



## Status & Message Windows



- Status Bars Scroll to Indicate Progress
- Message Window Displays Informational, Warning, & Error Messages

Copyright © 2003 Altera Corporation  
111










## Entering Assignments

- Other Ways to Edit Cells
  - Single-Click & Type Name Directly
    - Useful for Known Node Names
  - Edit Menu
  - Edit Bar 




Copyright © 2003 Altera Corporation  
121



## Editing Multiple Assignments


- Edit Multiple Constraints Simultaneously
  - Select Multiple Pins & Use Edit Bar (Click Check Mark to Accept)



Copyright © 2003 Altera Corporation  
122



## Node Finder



The Node Finder dialog box is shown with several annotations:

- Search by Name Using Wildcards (? or \*)**: Points to the search text field.
- Use Filter to Select the Nodes to Be Displayed**: Points to the 'Filter' button.
- Start Displays Nodes Meeting Search Criteria**: Points to the 'Find' button.
- Locate Nodes in a Certain Level of Hierarchy**: Points to the 'Level' dropdown menu.
- List of Nodes in Selected Entity & Lower Levels of Hierarchy**: Points to the 'Selected Nodes' list.
- Select Nodes on Left & Use Arrows to Move to the Right**: Points to the left list and the arrow buttons.

Copyright © 2003 Altera Corporation  
123



# Designing with Quartus II

## Creating a Custom Filter

**Select Customize**

**Click New, Name Filter & Click Ok.**

**Select Filter Settings**

Copyright © 2003 Altera Corporation  
124



## AE Dynamic Checking

- Validity of Constraint Checked during Entry
- Color-Coded to Display Status

**Grey - Assignment is Disabled**

**Black - Assignment is Applied**

**Yellow - Warning, Assignment Could Not Be Validated**

**Dark Red - Assignment is Incomplete**

**Green - New Assignment Allowed**

Copyright © 2003 Altera Corporation  
125




## AE Information Bar

- Displays Information on Selected Cell
- Can Be Hidden or Minimized

**Toolbar Button**


Copyright © 2003 Altera Corporation  
126



## AE Node Filter Bar



- Enables/Disables Selective Filtering of Constraints Displayed Based on Node Name
- Can Be Hidden or Minimized



Toolbar Button


Copyright © 2003 Altera Corporation  
127



## AE Category Bar



- Selects Category of Assignments to View
  - Ex. Pin Assignments, Timing Assignments
- Can Be Hidden or Minimized



Toolbar Button

Copyright © 2003 Altera Corporation  
128



## AE Customizable Columns

- Each Category Has a Set of Customizable Columns
  - Ex. Include Common Timing Assignments in Pin Category
- Comment Column for Each Assignment



Copyright © 2003 Altera Corporation  
129



## AE Tcl Commands

- Equivalent Tcl Commands Are Displayed as Assignments Are Entered
  - Manually Copy to Create Tcl Scripts
  - Export Command (File Menu) Writes All Assignments to a Tcl File

The screenshot displays the 'Assignments List' window in Quartus II. The window is divided into two panes. The left pane shows a table of assignments with columns for 'Source Name (Hierarchy)', 'Destination Name (Tcl)', 'Status', and 'Value'. The right pane shows the corresponding Tcl commands for each assignment. A 'Message Window' is also visible, indicating that the assignments have been successfully exported to a Tcl file.

Source Name (Hierarchy)	Destination Name (Tcl)	Status	Value
ADP_A000000	ADP_A000000	OK	
ADP_A000001	ADP_A000001	OK	
ADP_A000002	ADP_A000002	OK	
ADP_A000003	ADP_A000003	OK	
ADP_A000004	ADP_A000004	OK	
ADP_A000005	ADP_A000005	OK	
ADP_A000006	ADP_A000006	OK	
ADP_A000007	ADP_A000007	OK	
ADP_A000008	ADP_A000008	OK	
ADP_A000009	ADP_A000009	OK	
ADP_A000010	ADP_A000010	OK	
ADP_A000011	ADP_A000011	OK	
ADP_A000012	ADP_A000012	OK	
ADP_A000013	ADP_A000013	OK	
ADP_A000014	ADP_A000014	OK	
ADP_A000015	ADP_A000015	OK	
ADP_A000016	ADP_A000016	OK	
ADP_A000017	ADP_A000017	OK	
ADP_A000018	ADP_A000018	OK	
ADP_A000019	ADP_A000019	OK	
ADP_A000020	ADP_A000020	OK	
ADP_A000021	ADP_A000021	OK	
ADP_A000022	ADP_A000022	OK	
ADP_A000023	ADP_A000023	OK	
ADP_A000024	ADP_A000024	OK	
ADP_A000025	ADP_A000025	OK	
ADP_A000026	ADP_A000026	OK	
ADP_A000027	ADP_A000027	OK	
ADP_A000028	ADP_A000028	OK	
ADP_A000029	ADP_A000029	OK	
ADP_A000030	ADP_A000030	OK	
ADP_A000031	ADP_A000031	OK	
ADP_A000032	ADP_A000032	OK	
ADP_A000033	ADP_A000033	OK	
ADP_A000034	ADP_A000034	OK	
ADP_A000035	ADP_A000035	OK	
ADP_A000036	ADP_A000036	OK	
ADP_A000037	ADP_A000037	OK	
ADP_A000038	ADP_A000038	OK	
ADP_A000039	ADP_A000039	OK	
ADP_A000040	ADP_A000040	OK	
ADP_A000041	ADP_A000041	OK	
ADP_A000042	ADP_A000042	OK	
ADP_A000043	ADP_A000043	OK	
ADP_A000044	ADP_A000044	OK	
ADP_A000045	ADP_A000045	OK	
ADP_A000046	ADP_A000046	OK	
ADP_A000047	ADP_A000047	OK	
ADP_A000048	ADP_A000048	OK	
ADP_A000049	ADP_A000049	OK	
ADP_A000050	ADP_A000050	OK	
ADP_A000051	ADP_A000051	OK	
ADP_A000052	ADP_A000052	OK	
ADP_A000053	ADP_A000053	OK	
ADP_A000054	ADP_A000054	OK	
ADP_A000055	ADP_A000055	OK	
ADP_A000056	ADP_A000056	OK	
ADP_A000057	ADP_A000057	OK	
ADP_A000058	ADP_A000058	OK	
ADP_A000059	ADP_A000059	OK	
ADP_A000060	ADP_A000060	OK	
ADP_A000061	ADP_A000061	OK	
ADP_A000062	ADP_A000062	OK	
ADP_A000063	ADP_A000063	OK	
ADP_A000064	ADP_A000064	OK	
ADP_A000065	ADP_A000065	OK	
ADP_A000066	ADP_A000066	OK	
ADP_A000067	ADP_A000067	OK	
ADP_A000068	ADP_A000068	OK	
ADP_A000069	ADP_A000069	OK	
ADP_A000070	ADP_A000070	OK	
ADP_A000071	ADP_A000071	OK	
ADP_A000072	ADP_A000072	OK	
ADP_A000073	ADP_A000073	OK	
ADP_A000074	ADP_A000074	OK	
ADP_A000075	ADP_A000075	OK	
ADP_A000076	ADP_A000076	OK	
ADP_A000077	ADP_A000077	OK	
ADP_A000078	ADP_A000078	OK	
ADP_A000079	ADP_A000079	OK	
ADP_A000080	ADP_A000080	OK	
ADP_A000081	ADP_A000081	OK	
ADP_A000082	ADP_A000082	OK	
ADP_A000083	ADP_A000083	OK	
ADP_A000084	ADP_A000084	OK	
ADP_A000085	ADP_A000085	OK	
ADP_A000086	ADP_A000086	OK	
ADP_A000087	ADP_A000087	OK	
ADP_A000088	ADP_A000088	OK	
ADP_A000089	ADP_A000089	OK	
ADP_A000090	ADP_A000090	OK	
ADP_A000091	ADP_A000091	OK	
ADP_A000092	ADP_A000092	OK	
ADP_A000093	ADP_A000093	OK	
ADP_A000094	ADP_A000094	OK	
ADP_A000095	ADP_A000095	OK	
ADP_A000096	ADP_A000096	OK	
ADP_A000097	ADP_A000097	OK	
ADP_A000098	ADP_A000098	OK	
ADP_A000099	ADP_A000099	OK	
ADP_A000100	ADP_A000100	OK	

---

---

---

---

---

---

---

---

---

---

## Example Assignments

- Optimization Technique
- PCI I/O
- Output Pin Load

Copyright © 2003 Altera Corporation  
131

---

---

---

---

---

---

---

---

---

---

## OPTIMIZATION TECHNIQUE

- Selects Synthesis Optimization Goal
  - Speed (Default)
  - Area
- Applies Only to Hierarchical Entities
- Effects Synthesis & Logic Mapping
- Only Applies to Quartus II Integrated Synthesis

Copyright © 2003 Altera Corporation  
132

---

---

---

---

---

---

---

---

---

---

## PCI I/O

- Turns on PCI Compatibility for Pins
  - Ignored If Applied to Anything other than a Pin or a Top-Level Design Entity
- Controls Clamping Diode Located in the I/O Elements

Copyright © 2003 Altera Corporation  
133

30 YEARS of  
**ALTERA**  
INNOVATING FOR YOU

---

---

---

---

---

---

---

---

---

---

---

## Output Pin Load

I/O Standard	Load Capacitance (pF)
LVCMOS	10 pF
LVCMOS3	10 pF
LVCMOS33	10 pF
LVCMOS50	10 pF
LVCMOS65	10 pF
LVCMOS75	10 pF
LVCMOS100	10 pF
LVCMOS120	10 pF
LVCMOS150	10 pF
LVCMOS200	10 pF
LVCMOS240	10 pF
LVCMOS300	10 pF
LVCMOS330	10 pF
LVCMOS400	10 pF
LVCMOS450	10 pF
LVCMOS500	10 pF
LVCMOS600	10 pF
LVCMOS700	10 pF
LVCMOS800	10 pF
LVCMOS900	10 pF
LVCMOS1000	10 pF
LVCMOS1200	10 pF
LVCMOS1500	10 pF
LVCMOS2000	10 pF
LVCMOS2400	10 pF
LVCMOS3000	10 pF
LVCMOS3300	10 pF
LVCMOS4000	10 pF
LVCMOS4500	10 pF
LVCMOS5000	10 pF
LVCMOS6000	10 pF
LVCMOS7000	10 pF
LVCMOS8000	10 pF
LVCMOS9000	10 pF
LVCMOS10000	10 pF

- Specifies Output Pin Loading in picoFarads (pF)
  - Changes Default Loading Value of I/O Standard
  - Changes  $t_{\text{co}}$  of Output Pins
- Allows Designer to Accurately Model Board Conditions
- Must Be Applied to Output or Bidirectional Pins

Copyright © 2003 Altera Corporation  
134

30 YEARS of  
**ALTERA**  
INNOVATING FOR YOU

---

---

---

---

---

---

---

---

---

---

---

## I/O (Pin) Assignments

- Make I/O Assignments Quickly
  - Assignment Editor
  - Settings Dialog Box (Device)
  - Scripting
  - Floorplan
- Specific Pin Location Unnecessary
  - IO Bank & Chip Edge Location Assignments
  - Reserved Pins with or without Locations

Copyright © 2003 Altera Corporation  
135

30 YEARS of  
**ALTERA**  
INNOVATING FOR YOU

---

---

---

---

---

---

---

---

---

---

---





## AE Show I/O Banks in Color

- Enable/Disable I/O Color Coding of Spreadsheet Based upon Floorplan

Name	Location	I/O Bank	I/O Standard	General Function	Special Function	Reserved
1	IP1_C1	1	LVTTL	RAM IO	DIFFIO_P1010	
2	IP1_C2	1	LVTTL	RAM IO	DIFFIO_P1010	
3	IP1_C3	1	LVTTL	RAM IO	DIFFIO_P1010	
4	IP1_C4	1	LVTTL	RAM IO	DIFFIO_P1010	
5	IP1_C5	1	LVTTL	RAM IO	DIFFIO_P1010	
6	IP1_C6	1	LVTTL	RAM IO	DIFFIO_P1010	
7	IP1_C7	1	LVTTL	RAM IO	DIFFIO_P1010	
8	IP1_C8	1	LVTTL	RAM IO	DIFFIO_P1010	
9	IP1_C9	1	LVTTL	RAM IO	DIFFIO_P1010	
10	IP1_C10	1	LVTTL	RAM IO	DIFFIO_P1010	
11	IP1_C11	1	LVTTL	RAM IO	DIFFIO_P1010	
12	IP1_C12	1	LVTTL	RAM IO	DIFFIO_P1010	
13	IP1_C13	1	LVTTL	RAM IO	DIFFIO_P1010	
14	IP1_C14	1	LVTTL	RAM IO	DIFFIO_P1010	
15	IP1_C15	1	LVTTL	RAM IO	DIFFIO_P1010	
16	IP1_C16	1	LVTTL	RAM IO	DIFFIO_P1010	
17	IP1_C17	1	LVTTL	RAM IO	DIFFIO_P1010	
18	IP1_C18	1	LVTTL	RAM IO	DIFFIO_P1010	
19	IP1_C19	1	LVTTL	RAM IO	DIFFIO_P1010	
20	IP1_C20	1	LVTTL	RAM IO	DIFFIO_P1010	
21	IP1_C21	1	LVTTL	RAM IO	DIFFIO_P1010	
22	IP1_C22	1	LVTTL	RAM IO	DIFFIO_P1010	
23	IP1_C23	1	LVTTL	RAM IO	DIFFIO_P1010	
24	IP1_C24	1	LVTTL	RAM IO	DIFFIO_P1010	
25	IP1_C25	1	LVTTL	RAM IO	DIFFIO_P1010	

Copyright © 2003 Altera Corporation  
139



## Setting Dialog Box - Device

**Settings - f10v10**

Category: General, File, Libraries, Design, EDA Tool Settings, Constraints, Analysis & Synthesis Settings, Model Input, Verilog HDL Input

Target device: [Device & Pin Options] [Pin Options]

Target device selected by the File from the Available devices list  
 Specific device selected in Available devices list

Assign Pins

Available Pins & Existing Assignments

No.	Name	I/O Bank	I/O Standard	Type	SignalProbe Source Name	Enabled	Status
1	E20	2	LVTTL	RAM IO	DIFFIO_P1010	DF	
2	E21	2	LVTTL	RAM IO	DIFFIO_P1010	DF	
3	E22	2	LVTTL	RAM IO	DIFFIO_P1010	DF	
4	E23	2	LVTTL	RAM IO	DIFFIO_P1010	DF	
5	E24	2	LVTTL	RAM IO	DIFFIO_P1010	DF	

Pin name: [pin] SignalProbe source: [SignalProbe enable]

I/O standard: [LVTTL] [SignalProbe enable]

Pin count: [Any]

OK Cancel

- Pin Assignments
- I/O Standards
- Reserve Pins
- SignalProbe

Copyright © 2003 Altera Corporation  
140



## Drag & Drop I/O Assignments

- Drag & Drop from Node Finder to Floorplan

Node Finder

Assignments List

Name	Location	I/O Bank	I/O Standard	Type	SignalProbe Source Name	Enabled	Status
IP1_C1	IP1_C1	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C2	IP1_C2	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C3	IP1_C3	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C4	IP1_C4	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C5	IP1_C5	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C6	IP1_C6	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C7	IP1_C7	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C8	IP1_C8	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C9	IP1_C9	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C10	IP1_C10	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C11	IP1_C11	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C12	IP1_C12	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C13	IP1_C13	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C14	IP1_C14	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C15	IP1_C15	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C16	IP1_C16	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C17	IP1_C17	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C18	IP1_C18	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C19	IP1_C19	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C20	IP1_C20	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C21	IP1_C21	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C22	IP1_C22	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C23	IP1_C23	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C24	IP1_C24	1	LVTTL	RAM IO	DIFFIO_P1010	DF	
IP1_C25	IP1_C25	1	LVTTL	RAM IO	DIFFIO_P1010	DF	

Copyright © 2003 Altera Corporation  
141



## I/O Assignment Problems

- I/O Selected & Verified Too Far into Design Cycle
- Variety of Complex I/O Standards on Single Device
  - Not All Supported on Every I/O Block
- I/O Placement Limitations
  - Current Strength
  - Single-Ended vs. Differential
  - Single-Ended vs.  $V_{ref}$

Copyright © 2003 Altera Corporation  
142



---

---

---

---

---

---

---

---

## I/O Assignment Solution

- I/O Assignment Analysis Command
  - Quickly Checks Legality of I/O Assignments
    - Checks All Assignments
    - Does Not Stop at First Failure
  - Allows User to Identify & Correct Pin-Related Issues without Full Compilation
  - Has Two Usages
    - Performing Legality Checks Based on User Reserved Pin Assignments with Partial or No Design Files
    - Performing Legality Checks Based on User I/O Assignments with a Complete Design

Copyright © 2003 Altera Corporation  
143



---

---

---

---


---

---

---

---

## I/O Assignment Analysis



Copyright © 2003 Altera Corporation  
144



---

---

---

---

---

---

---

---

## I/O Analysis Requirements

- I/O Declaration
  - HDL Port Declaration
  - Reserved Pin
- Pin-Related Assignments
  - I/O Standard
  - Current Strength
  - Pin Location (Pin, Bank, Edge)
  - PCI Clamping Diode
  - Toggle Rate

Copyright © 2003 Altera Corporation  
145




---

---

---

---

---

---

---

---

## Legality Checks

Rule (subset of the rules)	Incomplete Design	Complete Design
Differential Pin Spacing		●
# of Output/Bidirs Toggling with a VREF		●
Blocks Directly Feeding or Fed by I/O pins		●
Current Strength	●	●
DC Current Draw	●	●
Pin Location	●	●
I/O Bank Capacity	●	●
Voltage Conflict (Vref, VCCIO)	●	●
On-Chip Termination	●	●

Copyright © 2003 Altera Corporation  
146




---

---

---

---

---

---

---

---

## I/O Assignment Analysis Notes

- Uses Toggle Rate Assignment
  - Set Toggle\_rate = 0 for Very Low Frequency Output Pins
  - Allows Single Ended Pins to be Placed Closer to Differential Pins
- Invokes Smart Recompile for I/O Features
  - Delay Chains
  - Drive Strengths
  - Bus Hold

Copyright © 2003 Altera Corporation  
147




---

---

---

---

---

---

---

---

## I/O Assignment Analysis Output

- Detailed Messages on
  - Incorrect I/O Assignments & Problem Description
  - Compiler Assumptions that User did Not Specify
  - Pins Changing Functionality with Pin-Migration
  - Used I/O Standards & Voltages per I/O Bank
- Compilation Report (Fitter Section)
  - I/O Pin Tables
    - Show User & Fitter Assigned I/O
  - Shows Partial Placement Results in Floorplan to Help Debug Fitting Errors
- Messages Locate to Assignment Editor & Floorplan to Explain Placement Failure

Copyright © 2003 Altera Corporation  
148



---

---

---

---

---

---

---

---

---

---

## I/O Assignment Analysis Messages

```
Info: Running Quartus II Fitter
Info: Command: quartus_ii -report_settings -report_settings_report_block1 -c Block1 -check_io
Info: Selected device EPF10K10 for design Block1
Info: Selected migration device list is kept with ESD, but of regular pins
Info: Selected device migration path can use 5 pins as regular I/O
Info: Pin: Pin: A01
Info: Pin: Pin: A02
Info: Pin: Pin: A03
Info: Pin: Pin: A04
Info: Pin: Pin: A05
Info: Pin: Pin: A06
Info: Pin: Pin: A07
Info: Selected device migration path can use 5 pins as ODI I/O
Info: Completed User Assigned Global Signal Placement Operation
Info: Automatically generated signal OK to use Global clock in Pin: A08
Info: Automatically generated signal OK to use Global clock in Pin: A09
Info: Automatically generated signal OK to use Global clock in Pin: A10
Info: Completed User Assigned Global Signal Placement Operation
Info: Statistics of I/O pins that use the same VCCO and VREF
Info: There are 0 I/O pins VREF = unused, VCCO = 3.3V, 2 Input, 0 bidirectional
Info: Use(I/O standard): LV1.1L
Info: I/O bank and pin(s) statistics before I/O pin placement
Info: I/O bank and pin(s) statistics after I/O pin placement
Info: Statistics of I/O bank(s)
Info: I/O bank 1: VREF = unused, VCCO = unused, used pin 1, available pins 38
Info: I/O bank 2: VREF = unused, VCCO = unused, used pin 1, available pins 38
Info: I/O bank 3: VREF = unused, VCCO = unused, used pin 0, available pins 43
Info: I/O bank 4: VREF = unused, VCCO = 2.5V, used pin 7, available pins 38
Info: I/O bank 5: VREF = unused, VCCO = unused, used pin 0, available pins 38
Info: I/O bank 6: VREF = unused, VCCO = unused, used pin 1, available pins 38
Info: I/O bank 7: VREF = unused, VCCO = unused, used pin 0, available pins 42
Info: I/O bank 8: VREF = unused, VCCO = unused, used pin 2, available pins 42
Info: I/O bank 9: VREF = unused, VCCO = 3.3V, used pin 0, available pins 0
Info: I/O bank 10: VREF = unused, VCCO = unused, used pin 0, available pins 0
Info: I/O bank 11: VREF = unused, VCCO = unused, used pin 2, available pins 4
Info: I/O bank 12: VREF = unused, VCCO = unused, used pin 0, available pins 0
Info: Completed I/O Pin Placement Operation
Info: Quartus II Fitter was successful: 0 error, 0 warning
Info: Writing report file: Block1.rpt
```

Copyright © 2003 Altera Corporation  
149



---

---

---

---

---

---

---

---

---

---

## Example Error Message

```
Info: Running Quartus II Fitter
Info: Command: quartus_ii -report_settings -report_settings_report_block1 -c Block1 -check_io
Info: Selected device EPF10K10 for design Block1
Info: Reporting pins reserved for PLL: pin: enable_pll_in, all_pll_in, component_pll
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may conflict with other devices.
Info: Completed I/O Pin Placement Operation initialization.
Warning: Pin: n_includes_during_clock_input pin of PLL: PLL_includes_all_pll_in, all_pll_in, component_pll does not have same I/O standard as other differential I/O pins driven by that PLL - Fitter will auto
Info: Completed User Assigned Global Signal Placement Operation
Info: Processing ended Wed Jun 19 17:52:36 2003
Error: Exposed time: 00:00:16
Info: Writing report file: Block1.rpt
```

Copyright © 2003 Altera Corporation  
150



---

---

---

---

---

---

---

---

---

---

## Using I/O Assignment Analysis

1. Use Complete Design Files or Reserve Pins if Incomplete
2. Make Pin-Related Assignments
3. Start I/O Assignment Analysis
4. Review Report File for Errors
5. Modify & Correct Illegal Assignments, if Any
6. Re-Run Analysis until Errors Are Resolved
7. Back-Annotate Pins to Lock Locations

Copyright © 2003 Altera Corporation  
151



---

---

---

---

---

---

---

---

## Quartus Settings File (QSF)

- Stores All Settings & Assignments
- Uses Tcl Syntax

```
# Project-Pin Assignments
# =====
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 4.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "2003-10-20 10:10:00"
set_global_assignment -name LAST_QUARTUS_VERSION 4.0

# Pin & Location Assignments
# =====
set_global_assignment -name IOBANK_0 -to default
set_global_assignment -name IOBANK_1 -to default
set_global_assignment -name IOBANK_2 -to default
set_global_assignment -name IOBANK_3 -to default
set_global_assignment -name IOBANK_4 -to default
set_global_assignment -name IOBANK_5 -to default
set_global_assignment -name IOBANK_6 -to default
set_global_assignment -name IOBANK_7 -to default

# Timing Assignments
# =====
set_global_assignment -name INCLUDE_EXTERNAL_PIN_RELAYS_IN_PIN_CALCULATOR OFF

# Analysis & Synthesis Assignments
# =====
set_global_assignment -name FAMILY "10K10K0"
set_global_assignment -name DEVICE "10K10K0"
set_global_assignment -name TOP_LEVEL_ENTITY "top_level_entity"

# Fabric Assignments
# =====
set_global_assignment -name PHYSICAL_SYNTHESIS_DIRECTORY_SETTING ON
set_global_assignment -name DEVICE_FAMILY "10K10K0"
set_global_assignment -name IO_STANDARD "1.5 V" -to default
set_global_assignment -name IO_STANDARD "1.5 V" -to default
```

Copyright © 2003 Altera Corporation  
152



---

---

---

---

---

---

---

---

## Design File Management

- Project Archive & Restore
  - Stores All Project Files
    - Design Files
    - Settings File
    - Output Files
- Revisions
  - Stores Only QSF
  - Allows Designer to Try Different Options

Copyright © 2003 Altera Corporation  
153



---

---

---

---

---



---

---

---

## Creating a Revision

- Project ⇒ Revisions



Copyright © 2003 Altera Corporation  
154

---

---

---

---

---


---

---

---

## Project Revision Support

- Active Revision Names Stored in QPF
- QSF Created for Each Revision
  - <Revision\_name>.QSF
- Text File Created for Each Revision
  - <Revision\_Name>\_description.TXT



Copyright © 2003 Altera Corporation  
155

---

---

---

---

---


---

---

---

## Compiling a Submodule

- Create a New Revision
- Disable "Based on revision"



Copyright © 2003 Altera Corporation  
156

---

---

---

---

---

---

---

---

**Exercise 2**

*Please go to Exercise 2 in the Exercise Manual*

Copyright © 2003 Altera Corporation  
157



---

---

---

---

---

---

---

---

**Exercise Summary**

- Created Project
- Compiled Design
- Gathered Information from the Compilation Report
- Used Assignment Editor to Change Logic Usage
- Used I/O Analysis to Check I/O Placement

Copyright © 2003 Altera Corporation  
158



---

---

---

---

---

---

---

---

**Compilation Summary**

- Compiling a Design
  - Compiler Settings
  - Synthesis & Fitting Options
  - Compilation Report
- Assignments
  - Assignment Editor
  - I/O Assignment Analysis
- Managing Revisions

Copyright © 2003 Altera Corporation  
159



---

---

---

---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---

---

---

---

---

---

# Running Timing Analysis

- Automatically
  - Use Full Compilation
- Manually
  - Processing Menu => Start => Start Timing Analysis
  - Tcl Scripts
  - Uses
    - Changing Speed Grade
    - Annotating Netlist with Delay Information

Copyright © 2003 Altera Corporation  
163




---

---

---

---

---

---


---

---

---

---

# Timing Analysis



Copyright © 2003 Altera Corporation  
164




---

---

---

---

---

---

---

---

---

---

# Reporting Timing Results

- Timing Analyzer Section of Compilation Report
  - Summary
  - Timing Analyses
  - Clock Setup (fmax)
  - Clock Hold
  - tsu (Input Setup Times)
  - th (Input Hold Times)
  - tco (Clock to Out Delays)
  - tpd (Pin to Pin Delays)
  - Minimum tpd & tco



Copyright © 2003 Altera Corporation  
165




---

---

---

---

---

---

---


---

---

---

## Clock Setup (fmax)

- Worst-Case Clock Frequency
  - Without Violating Internal Setup & Hold Times



$$\text{Clock Period} = \text{Clock-to-Out} + \text{Data Delay} + \text{Setup Time} - \text{Clock Skew}$$

$$= t_{co} + B + t_{su} - (E - C)$$

$$f_{max} = 1/\text{Clock Period}$$

Copyright © 2003 Altera Corporation  
166



## Clock Setup (fmax) Tables

Worst fmax

Fmax Values Are Listed in Ascending Order; Worst Fmax Is Listed on the Top

Clk Setup: %K	Clk Setup: %K	Actual fmax (period)	From	To	From Clock	To Clock	Required Se
1	N/A	271.11 MHz (period = 4.327 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
2	N/A	271.96 MHz (period = 4.331 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
3	N/A	273.05 MHz (period = 4.291 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
4	N/A	276.02 MHz (period = 4.295 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
5	N/A	277.02 MHz (period = 4.231 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
6	N/A	278.72 MHz (period = 4.189 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
7	N/A	278.95 MHz (period = 4.189 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
8	N/A	278.95 MHz (period = 4.189 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
9	N/A	278.95 MHz (period = 4.189 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
10	N/A	279.02 MHz (period = 4.175 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
11	N/A	279.64 MHz (period = 4.173 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
12	N/A	279.67 MHz (period = 4.169 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
13	N/A	284.44 MHz (period = 4.159 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
14	N/A	287.79 MHz (period = 4.151 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
15	N/A	287.92 MHz (period = 4.148 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
16	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
17	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
18	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
19	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
20	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
21	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
22	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
23	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
24	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
25	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	

Select Clock Setup

Source, Destination Registers & Associated Fmax Values

Copyright © 2003 Altera Corporation  
167



## fmax Analysis

- To Analyze the Path More Closely

Clk Setup: %K	Clk Setup: %K	Actual fmax (period)	From	To	From Clock	To Clock	Required Se
1	N/A	271.11 MHz (period = 4.327 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
2	N/A	271.96 MHz (period = 4.331 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
3	N/A	273.05 MHz (period = 4.291 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
4	N/A	276.02 MHz (period = 4.295 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
5	N/A	277.02 MHz (period = 4.231 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
6	N/A	278.72 MHz (period = 4.189 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
7	N/A	278.95 MHz (period = 4.189 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
8	N/A	278.95 MHz (period = 4.189 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
9	N/A	278.95 MHz (period = 4.189 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
10	N/A	279.02 MHz (period = 4.175 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
11	N/A	279.64 MHz (period = 4.173 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
12	N/A	279.67 MHz (period = 4.169 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
13	N/A	284.44 MHz (period = 4.159 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
14	N/A	287.79 MHz (period = 4.151 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
15	N/A	287.92 MHz (period = 4.148 ns)	transpose_matrix...	low_dct_row_dct_inst	clk	clk	None
16	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
17	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
18	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
19	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
20	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
21	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
22	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
23	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
24	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	
25	N/A	287.92 MHz (period = 4.148 ns)	colars_dct_col_dct_inst	clk	clk	None	

Highlight Right-Click Mouse & Select List Paths

Similar Steps for All Timing Path Analysis in Quartus II

Copyright © 2003 Altera Corporation  
168



# Designing with Quartus II

## fmax Analysis Details

**Messages Window (System Tab) in Quartus II**

Info: Clock clk has internal fmax of 231.11 MHz between source register transpose\_matrix2p\_mbr\_instrp\_m\_count and destination register transpose\_matrix2p\_mbr\_out\_instrp\_m\_count = 4.135 ns

Info: Smallest clock skew is 0.000 ns

Info: Shortest clock path from clock clk to destination register is 2.548 ns

Info: Longest clock path from clock clk to source register is 2.548 ns

Info: Micro clock to output delay of source is 0.099 ns

Info: Micro setup delay of destination is 0.093 ns

**Setup Time (tsu)**

**Destination Register Clock Delay (E)**

**Source Register Clock Delay (C)**

**Clock to Output (tco)**

**Diagram:** A timing diagram showing a clock signal (clk) and data signals. The clock period is 1 / 231.11 MHz. The data path consists of a source register (C), a combinational logic block (B), and a destination register (E). The total delay is calculated as:  $0.099 \text{ ns} + 4.135 \text{ ns} + 0.093 \text{ ns} - 0.000 \text{ ns} = 4.327 \text{ ns}$ .

Copyright © 2003 Altera Corporation  
169



## fmax Analysis Details (cont.)

**Node Fan-Out**

**Interconnect Delay**

**Cell Delay**

**Running Total**

**Destination Cell Name & Type**

**% Interconnect vs. % Cell Delay**

**Notes:**

- 1) This Timing Convention is Similar for All Timing Path Analysis
- 2) Carry Chain Delay is Included in Cell Delay Number

Copyright © 2003 Altera Corporation  
170



## Locate Delay Path in Floorplan

**Message Window**

Info: Clock clk has internal fmax of 231.11 MHz between source register transpose\_matrix2p\_mbr\_instrp\_m\_count and destination register transpose\_matrix2p\_mbr\_out\_instrp\_m\_count = 4.135 ns

Info: Smallest clock skew is 0.000 ns

Info: Shortest clock path from clock clk to destination register is 2.548 ns

Info: Longest clock path from clock clk to source register is 2.548 ns

Info: Micro clock to output delay of source is 0.099 ns

Info: Micro setup delay of destination is 0.093 ns

**Right-Click & Select Locate**

**Compilation Report**

**Notes:**

- 1) Use Similar Procedure for All Timing Path Analysis

Copyright © 2003 Altera Corporation  
171



## Locate Delay Path in Floorplan

Copyright © 2003 Altera Corporation  
172

---

---

---

---

---

---

---

---

---

---

## Clock Hold Analysis

- Checks Internal Register-Register Timing
  - Report Occurs Only When Hold Violations Occur
- Results Usually When Data Delay (B) is Greater than Clock Skew (E-C)
  - Non-Global Clock Routing
  - Gated Clocks

Copyright © 2003 Altera Corporation  
173

---

---

---

---

---

---

---

---

---

---

## Hold Time Violations Table

Discover Internal Hold Time Issues before Simulation

Not Operational: Clock Skew < Data Delay

List Paths Window

Copyright © 2003 Altera Corporation  
174

---

---

---

---

---

---

---

---

---

---

## I/O Setup Time Analysis (tsu)

$$\text{tsu} = \text{data delay} - \text{clock delay} + \text{intrinsic tsu}$$

Copyright © 2003 Altera Corporation  
175

20 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

## I/O Hold Time Analysis (th)

$$\text{th} = \text{clock delay} - \text{data delay} + \text{intrinsic thold}$$

Copyright © 2003 Altera Corporation  
176

20 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

## I/O Clock-to-Output Analysis (tco)

$$\text{clock delay} + \text{intrinsic tco} + \text{data delay} = \text{tco}$$

Copyright © 2003 Altera Corporation  
177

20 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

### I/O Timing Analyzer

tsu, tco, th Will All Show up in the Timing Analyzer Report

Slack	Required tsu	Actual tsu	From	To	To Clock
1	N/A	None	2.702 ns	(d3)	lapci_instrin_02_reg0 clk
2	N/A	None	2.564 ns	(d5)	lapci_instrin_02_reg0 clk
3	N/A	None	2.648 ns	(d7)	lapci_instrin_07_reg0 clk
4	N/A	None	2.642 ns	(d4)	lapci_instrin_07_reg0 clk
5	N/A	None	2.507 ns	(d1)	lapci_instrin_07_reg0 clk
6	N/A	None	2.573 ns	(d5)	lapci_instrin_07_reg0 clk
7	N/A	None	2.548 ns	(d5)	lapci_instrin_07_reg0 clk
8	N/A	None	2.521 ns	(d5)	lapci_instrin_07_reg0 clk
9	N/A	None	0.950 ns	newut	lapci_instrin_011_reg0 clk
10	N/A	None	0.950 ns	newut	lapci_instrin_017_reg0 clk
11	N/A	None	0.950 ns	newut	lapci_instrin_017_reg0 clk
12	N/A	None	0.950 ns	newut	lapci_instrin_021_reg0 clk
13	N/A	None	0.950 ns	newut	lapci_instrin_027_reg0 clk
14	N/A	None	0.950 ns	newut	lapci_instrin_027_reg0 clk
15	N/A	None	0.950 ns	newut	lapci_instrin_030_reg0 clk
16	N/A	None	0.950 ns	newut	lapci_instrin_102_reg0 clk
17	N/A	None	0.950 ns	newut	lapci_instrin_041_reg0 clk
18	N/A	None	0.950 ns	newut	lapci_instrin_041_reg0 clk
19	N/A	None	0.950 ns	newut	lapci_instrin_041_reg0 clk
20	N/A	None	0.950 ns	newut	lapci_instrin_044_reg0 clk
21	N/A	None	0.950 ns	newut	lapci_instrin_104_reg0 clk
22	N/A	None	0.950 ns	newut	lapci_instrin_050_reg0 clk
23	N/A	None	0.950 ns	newut	lapci_instrin_050_reg0 clk
24	N/A	None	0.950 ns	newut	lapci_instrin_105_reg0 clk

Copyright © 2003 Altera Corporation *Note: Timing Analysis of tpd is similar*

---

---

---

---

---

---

---

---

### Timing Analysis Options

- Used to Limit which Paths Are Displayed
- Global Cut Timing Options (On by Default)
  - Cut Paths between Unrelated Clock Domains
  - Cut Off Feedback from I/O Pins (Next Slide)
  - Cut Off Clear & Preset Signal Paths
  - Cut Off Read during Write Signal Paths
- Timing Analyzer Options
  - Display Paths that Do Not Meet Timing Only

Copyright © 2003 Altera Corporation

---

---

---

---

---

---

---

---

### Cut Off Feedback from I/O Pin

- Breaks Bidirectional I/O Pin from Analysis
- When On, Paths A & B Are Valid; C Is Not
- When Off, Paths A, B, & C Are Valid

Copyright © 2003 Altera Corporation

---

---

---

---

---

---

---

---



## Cut Options

Assignments => Settings => Timing Requirements & Options

Copyright © 2003 Altera Corporation  
181

---

---

---

---

---

---

---

---

---

---

---

## Timing Analyzer Options

Assignments => Settings => Timing Analyzer

Copyright © 2003 Altera Corporation  
182

---

---

---

---

---

---

---

---

---

---

---

## Single-Clock Timing Analysis

- Performed Automatically during Each Compile
- Detects Clocks Automatically If No Assignments Are Made
  - Single or Multiple Asynchronous Clock Domains
  - Still Important to Specify Clock Frequencies
- Displays Results in the Timing Analyzer Report

Copyright © 2003 Altera Corporation  
183

---

---

---

---

---

---

---

---

---

---

---

**Exercise 3**

*Please go to Exercise 3 in the Exercise Manual*

Copyright © 2003 Altera Corporation  
184



---

---

---

---

---

---

---

---

**Exercise Summary**

- Single Clock Timing Analysis
- List Timing Paths & View Details
  - Locate in Floorplan

Copyright © 2003 Altera Corporation  
185



---

---

---

---

---

---

---

---

**Timing Assignments**

- **VERY IMPORTANT!!**
- Have a Major Impact on Design Compilation
  - Specify **ALL** Timing Requirements for Your Design
  - Fitter Works Hardest on the Worst Timing
  - Timing Will Be Reported in Red If Not Met
- Types
  - Internal & I/O Timing
  - Maximum & Minimum
- Can Be Assigned Globally or Individually
  - Individual Assignments Better

Copyright © 2003 Altera Corporation  
186



---

---

---

---

---

---

---

---

## Timing Driven Compilation (TDC)

- Directs Fitter to Place & Route Logic to Meet Timing Assignments
  - Optimize Timing
    - Placing Nodes in Critical Paths Closer Together
  - Optimize I/O Cell Register Placement
    - Moving Registers into I/O Cells

Assignments →  
 Settings →  
 Fitting Settings

Copyright © 2003 Altera Corporation  
187

---

---

---

---

---

---

---

---

---

---

## Optimize Hold Timing

- Modifies Place & Route to Meet Hold or Minimum Timing Requirements
  - May Add Additional Routing in Path
  - Supported in Stratix II, Stratix, Stratix GX, Cyclone Devices

- Settings
  - Any I/O Paths
  - All Paths (I/O & Internal)

Copyright © 2003 Altera Corporation  
188

---

---

---

---

---

---

---

---

---

---

## Optimize Hold Time Examples

Copyright © 2003 Altera Corporation  
189

---

---

---

---

---

---

---

---

---

---





## Individual Timing Assignments

- Available Settings
  - tsu (Max)
  - th (Max)
  - tco (Max & Min)
  - tpd (Max & Min)
    - Pin-to-Pin
    - Point-to-Point (I/O→Reg; Reg→Reg; Reg→I/O)
- Available Assignment Types
  - Single-Point
  - Point-to-Point
  - Wildcard (\* or ?)

Copyright © 2003 Altera Corporation  
196



---

---

---

---

---

---

---

---

## Individual Assignment Targets

- Registers (all)
- Clock Pins (tsu, tco, th)
- Input Pins (tsu, th, tpd)
- Output Pins (tco, tpd)
- Bi-Directional Pins (all)

Copyright © 2003 Altera Corporation  
197



---

---

---

---

---


---

---

---

## Single-Point tsu/th

- Setup/Hold Timing Required on Every Register Fed by Pin



Copyright © 2003 Altera Corporation  
198



---

---

---

---

---

---

---

---

### Point-to-Point tsu/th

- Setup/Hold Timing Required Only on the Specified Path

Copyright © 2003 Altera Corporation  
199

20 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

### Single-Point tco

- Clock-to-Out Timing Required on All tco Paths Starting from the Specified Clock

Copyright © 2003 Altera Corporation  
200

20 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

### Single-Point tco (cont.)

- Clock-to-Out Timing Required on All Paths from Any Clock to Specified Output Pin

Copyright © 2003 Altera Corporation  
201

20 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

## Point-to-Point tco

- Clock-to-Out Timing Required Only on the Specified Path

Assign Point-to-Point Clock-to-Out Requirement to Source Register or Clock Pin & Output Pin

Copyright © 2003 Altera Corporation  
202

---

---

---

---

---

---

---

---

---

---

## Wildcard Assignment

- Indicates All Targets with a Character or String
  - '\*' - Zero or More Characters
  - '?' - Single Character

Point-to-Point Setup Using Wildcard:  
Assign Setup Requirement from "data" to "Rg\*" or "Rg?"

Copyright © 2003 Altera Corporation  
203

---

---

---

---

---

---

---

---

---

---

## Ex. Assigning Setup Requirement

Assignment Editor Is Used for All Individual Timing Requirements

Select Timing Category

Use Source Name (From) to Create a Point-to-Point Requirement

Enter the Target or Destination Node Name

Choose tsu Requirement from the Drop-down List & Enter the Value

Source Name (From)	Destination Name (To)	Option	Value
data	Rg1	tsu	100
data	Rg2	tsu	100
data	Reg1	tsu	100

Copyright © 2003 Altera Corporation  
204

---

---

---

---

---

---

---

---

---

---

## External Delay Assignments

- Specify System-Level Timing Constraints
- Constrain I/O Timing
  - Same as  $t_{su}$ ,  $t_h$ ,  $t_{co}$  & Minimum  $t_{co}$
- Include I/O Timing as Part of Clock Timing Analysis Report
  - Clock Setup ( $f_{max}$ )
  - Clock Hold
- Settings
  - Input Minimum/Maximum Delay
  - Output Minimum/Maximum Delay

Copyright © 2003 Altera Corporation  
205




---

---

---

---

---

---

---


---

---

---

## Input Maximum Delay

- Maximum Delay from External Device to Altera I/O
  - Represents External Device  $t_{co}$  + Board Delay
- Constrains Input Pin  $t_{su}$



Copyright © 2003 Altera Corporation  
206




---

---

---

---

---

---

---


---

---

---

## Input Minimum Delay

- Minimum Delay from External Device to Altera I/O
  - Represents External Device  $t_{co}$  + Board Delay
- Constrains Input Pin  $t_h$



Copyright © 2003 Altera Corporation  
207




---

---

---

---

---

---

---

---

---

---

### Output Maximum Delay

- Maximum Delay from Altera I/O to External Device
  - Represents External Device  $t_{su}$  + Board Delay
- Constrains Output Pin  $t_{co}$

$$t_{co_B} \leq t_{CLK} - \text{Output Maximum Delay}$$

Copyright © 2003 Altera Corporation  
208

---

---

---

---

---

---

---

---

---

---

---

---

### Output Minimum Delay

- Minimum Delay from Altera I/O to External Device
  - Represents External Device  $t_h$  - Board Delay
- Constrains Output Pin Minimum  $t_{co}$

$$t_{co_B} \geq \text{Output Minimum Delay}$$

Copyright © 2003 Altera Corporation  
209

---

---

---

---

---

---

---

---

---

---

---

---

### Example Input Maximum Delay

**Notice:**

- Input Pin d(6) & d(3) Timing Information Is Included with Clock Setup (fmax) Analysis
- Input Delay Has Been Added to List Path Calculation

**Input Maximum Delay (d) = 4 ns**

- Info: Slack time is 219 ps for clock ck between source pin d(6) and destination register lapa:triple[0] reg[0]
- Info: Inset from is 264.48 ns (period = 3.781 ns)
- Info: Largest pin to register requirement is 2.650 ns
- Info: Setup relationship between source and destination is 4.000 ns
- Info: Shaped clock path from clock ck to destination register is 2.543 ns
- Info: Micro setup delay of destination is 0.993 ns
- Info: Maximum delay of path is 4.1 ns
- Info: Largest pin to register delay is 2.231 ns

Copyright © 2003 Altera Corporation  
210

---

---

---

---

---

---

---

---

---

---

---


---



# Designing with Quartus II

## Multi-Clock Frequency Analysis

- Analyzes Timing on Register-to-Register Paths Controlled by Different Synchronous Clocks
  - Individual Clocks Treated as Same Frequency & Phase Unless Specified



Copyright © 2003 Altera Corporation  
214



---

---

---

---

---

---

---


---

---

---

## Slack Equations for Multi-Clock

$$\text{Slack} = \text{Required Time} - \text{Actual Time}$$
$$\text{Slack} = \text{Slack Clock Period} - (\text{tco} + \text{Data Delay} + \text{tsu})$$



Copyright © 2003 Altera Corporation  
215



---

---

---

---

---

---

---

---

---

---

## Steps for Multi-Clock Analysis

- 1) Create Clock Settings & Assign to Clock Node
  - Define a Base Clock
  - Define Clock(s) Relative to the Base Clock
- 2) Recompile or Restart Timing Analysis
- 3) Examine Results in Timing Analyzer Report

**Note:** May Also Use Timing Wizard

Copyright © 2003 Altera Corporation  
216



---

---

---

---

---

---

---

---

---


---

## 1) Create Clock Settings

- Set Clock Relationships
  - Assign Base Clock
  - Assign Derived Clock(s) Referenced to Base

$$\text{derived clock} = \text{base clock} \times (\text{ratio}) + \text{offset}$$

**Note:** Multiple Base & Derived Clocks Allowed



Copyright © 2003 Altera Corporation  
217




---

---

---

---

---

---

---

---

---

---

## Base Clocks

Copyright © 2003 Altera Corporation  
218




---

---

---

---

---

---

---

---

---

---

## Base Clocks (cont.)

Copyright © 2003 Altera Corporation  
219




---

---

---

---

---

---

---

---

---

---

# Designing with Quartus II

## Derived Clocks

Click New to Add New Setting

Enter Name of Derived Clock Setting

Enter Name of Derived Clock Node

Select Clock Setting on which This Derived Clock is Based

Click on Derived Clock Requirements

Copyright © 2003 Altera Corporation  
220

---

---

---

---

---

---

---

---

---

---

## Derived Clocks (cont.)

Adjust Base Ratio, Duty Cycle, Offset & Inversion Settings

Click OK to Add Setting

Copyright © 2003 Altera Corporation  
221

---

---

---

---

---

---

---

---

---

---

## 3) Examine Timing Analyzer Report

- Positive Slack - Timing Was Met (BLACK)
- Negative Slack - By How Much Timing Was Not Met (RED)
- Must Alter Design or Use Timing Assignments (Multi-Cycle) to Resolve Negative Slack

Copyright © 2003 Altera Corporation  
222

---

---

---

---

---

---

---

---


---

---



## Multi-Cycle Paths

- Intentionally Require More Than One Clock Cycle to Become Stable
  - Must Be Considered in Design Implementation
  - Must Tell Timing Analyzer to Account for Multiple Clock Edges in Clock Setup Calculation



Copyright © 2003 Altera Corporation  
223



---

---

---

---

---

---

---

---

## Assigning Multi-Cycle Paths

- Destination/Source Register
  - Applies to All Paths Leading from/to Register
- Register-to-Register
  - Applies to All Paths between One Source & One Destination Register
- Two Clock Domains
  - Applies to All Signals Traveling between Clock Domains
- Register Clock Enables
  - Applies to All Registers Controlled by Clock Enable

Copyright © 2003 Altera Corporation  
224



---

---

---

---

---


---

---

---

## Multi-Cycle Assignment

- Maximum Point-to-Point Timing
  - Data Cannot Arrive after Number of Cycles
  - Ex: One Path Is < 1 Cycle, Other Path Is > 1 Cycle
    - Circuit Requires Enables for Proper Operation



Multicycle = 2 ; Multicycle Hold = 2 (Default)

Copyright © 2003 Altera Corporation  
225



---

---

---

---

---

---

---

---

### Multi-Cycle Hold Assignment

- **Minimum Point-to-Point Timing**
  - Data Must Arrive after Hold Time
  - Used in Conjunction with a Multi-cycle Assignment

Copyright © 2003 Altera Corporation  
226

---

---

---

---

---

---

---

---

### Clock Enable Multi-Cycle Assignments

- Assigns Multi-Cycle to Source of Clock Enable
  - I/O Pin
  - Register
- Settings
  - Clock Enable Multicycle (Maximum)
  - Clock Enable Multicycle Hold (Minimum)

Copyright © 2003 Altera Corporation  
227

---

---

---

---

---

---

---

---

### Source Multi-Cycle Assignments

- Used When Source Clock is Higher Frequency
- Settings
  - Source Multicycle & Multicycle Hold
  - Source Clock Enable Multicycle & Multicycle Hold

Copyright © 2003 Altera Corporation  
228

---

---

---

---

---

---

---

---

## Ex. Assigning a Multi-Cycle

Assignments ⇒ Assignment Editor...

1) Choose Timing Category

2) Enter Destination Node

3) Choose Multicycle

4) Specify Number of Edges

Copyright © 2003 Altera Corporation  
229

30 YEARS of ALTERA INNOVATION RUN

---

---

---

---

---

---

---

---

## Minimum Timing Analysis

- Reports Best-Case I/O Results
  - Minimum tco
  - th
  - Minimum tpd
- Uses Fastest Timing Model
  - Fastest Process
  - Highest Voltage
  - Lowest Temperature

Copyright © 2003 Altera Corporation  
230

30 YEARS of ALTERA INNOVATION RUN

---

---

---

---

---

---

---

---

## Running Minimum Timing Analysis

- Processing ⇒ Start ⇒ Start Minimum Timing Analysis
- Must Re-Run Standard Timing Analysis Afterwards
  - Netlist Annotated with Minimum Values
  - Previous Standard Analysis Overwritten

Copyright © 2003 Altera Corporation  
231

30 YEARS of ALTERA INNOVATION RUN

---

---

---

---

---


---

---

---

## Timing Wizard

- Easy Way to Enter Timing Assignments
- Consolidates Timing Settings into One Menu
  - Individual Clock Settings OR Overall Circuit Frequency
  - Default System Timing
  - Default External Input/Output Delays
  - Enable/Disable Timing Analysis during Compilation
  - TDC



Copyright © 2003 Altera Corporation  
232



---

---

---

---

---

---

---

---

## Exercise 4

*Please go to Exercise 4 in the Exercise Manual*

Copyright © 2003 Altera Corporation  
233



---

---

---

---

---

---

---

---

## Exercise Summary

- Multi-Clock Timing Analysis
  - Slack Analysis
- Used Timing Wizard to Define Clocks
- Making Multi-Cycle Timing Assignments
  - Used the Node Finder

Copyright © 2003 Altera Corporation  
234



---

---

---

---

---

---

---

---

## Timing Analysis Summary

- Single-Clock Timing Analysis
- Timing Assignments
- Multi-Clock Timing Analysis
- Multi-Cycle Timing Assignments
- Minimum Timing Analysis

Copyright © 2003 Altera Corporation  
235



---

---

---

---

---

---

---

---

## More Timing Analysis Info

- Quartus II Handbook: Using Quartus II Timing Analysis

Copyright © 2003 Altera Corporation  
236



---

---

---

---

---

---

---

---



---

---

---

---

---

---

---

---

## Quartus II Simulation

- Simulator Method & Features Overview
- Simulator Settings
- VWF File Creation
- Simulation Output
- 3<sup>rd</sup> Party Simulation

Copyright © 2003 Altera Corporation  
238



---

---

---

---

---

---

---

---

## Supported Simulation Methods

- Quartus II
  - VWF (Vector Waveform File)
    - Primary Graphical Waveform File
  - VEC (Vector File)
    - Text-Based Input File
  - SCF (Simulator Channel File)
    - MAX+PLUS II Graphical Waveform File
  - TBL (Table File)
    - Text-Based Output File from Quartus II or MAX+PLUS II
  - Tcl/TK Scripting
- 3rd Party Simulators
  - Verilog/VHDL Testbench

Copyright © 2003 Altera Corporation  
239



---

---

---

---

---

---

---

---

## Simulator Features

- Supports 9 Signal Values
  - 1 Forcing '1'
  - 0 Forcing '0'
  - XForcing Unknown
  - U Uninitialized
  - ZHigh Impedance
  - H Weak '1'
  - L Weak '0'
  - W Weak Unknown
  - DC Don't Care

Copyright © 2003 Altera Corporation  
240



---

---

---

---

---

---

---

---

## Simulator Features (cont.)

- Performs PowerGauge™ Analysis
- Converts VWF into HDL Testbench
- Generates HDL Testbench Template
- Supports Breakpoints
  - Adding Output Pins to Output Waveform File
  - Checking Outputs at End of Simulation

Copyright © 2003 Altera Corporation  
241



---

---

---

---

---

---

---

---

---


---

---

---

## Simulator Settings

- Mode
- Input File
- Period
- Options



Copyright © 2003 Altera Corporation  
242



---

---

---

---

---

---

---

---

---


---

---

---

## Simulator Mode

- Functional\*
  - Type: RTL
  - Uses Pre-Synthesis Netlist
- Timing
  - Type: Gate-Level or Post-Place & Route
  - Uses Fully Compiled Netlist



\* Must Generate Functional Simulation Netlist (Processing Menu) before Performing Functional Simulation

Copyright © 2003 Altera Corporation  
243



---

---

---

---

---

---

---

---

---

---

---

---



## Simulator Input & Period

- Specifies Stimulus & Length of Simulation Period

Run Simulation until End of Stimulus File

Enter End Time

Specify Stimulus File

Copyright © 2003 Altera Corporation  
244

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

---

---

## Simulator Options

Automatically Add Output Pins to Simulation

Reports Setup & Hold Violations

Reports Toggle Ratio

Compares Simulation Outputs to Outputs in Stimulus File

Monitors & Reports Simulation for Glitches

Copyright © 2003 Altera Corporation  
245

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---

---

---

---

## Create New Vector Waveform File

- Select File ⇒ New ⇒ Vector Waveform File (Other Files Tab)

Copyright © 2003 Altera Corporation  
246

30 YEARS of ALTERA INNOVATION

---

---

---

---

---

---

---


---

---

---

## Insert Nodes

- Select **Insert Node or Bus** (Edit Menu)
  - VWF Must Be Open
  - Use Node Finder




Copyright © 2003 Altera Corporation  
247



## Specify End Time

- Maximum Length of Simulation Time
  - Edit Menu




Copyright © 2003 Altera Corporation  
248



## Insert Time Bars

- Set One Time Bar as Master
- Insert Other Time Bars
  - Relative to Master
  - Absolute



Copyright © 2003 Altera Corporation  
249



## Draw Stimulus Waveform

- Highlight Portion of Waveform to Change
- Overwrite Value with Desired Value

Copyright © 2003 Altera Corporation  
250

---

---

---

---

---

---

---

---

---

---

---

---

## Create Clock

- Highlight Waveform & Enter Period

Copyright © 2003 Altera Corporation  
251

---

---

---

---

---

---

---

---

---

---

---

---

## Creating Counting Pattern

- Highlight Waveform & Enter Pattern

Copyright © 2003 Altera Corporation  
252

---

---

---

---

---

---

---

---

---

---


---

---



## Simulator Report

- Displays Simulation Result Waveform



**View Simulation Waveform**

Name	Bits
clk	12:00 ns
data	
data0	
data1	
data2	
data3	
data4	
data5	
data6	
data7	
data8	
data9	
data10	
data11	
data12	
data13	
data14	
data15	
data16	
data17	
data18	
data19	
data20	
data21	
data22	
data23	
data24	
data25	
data26	
data27	
data28	
data29	
data30	
data31	
data32	
data33	
data34	
data35	
data36	
data37	
data38	
data39	
data40	
data41	
data42	
data43	
data44	
data45	
data46	
data47	
data48	
data49	
data50	
data51	
data52	
data53	
data54	
data55	
data56	
data57	
data58	
data59	
data60	
data61	
data62	
data63	
data64	
data65	
data66	
data67	
data68	
data69	
data70	
data71	
data72	
data73	
data74	
data75	
data76	
data77	
data78	
data79	
data80	
data81	
data82	
data83	
data84	
data85	
data86	
data87	
data88	
data89	
data90	
data91	
data92	
data93	
data94	
data95	
data96	
data97	
data98	
data99	
data100	
data101	
data102	
data103	
data104	
data105	
data106	
data107	
data108	
data109	
data110	
data111	
data112	
data113	
data114	
data115	
data116	
data117	
data118	
data119	
data120	
data121	
data122	
data123	
data124	
data125	
data126	
data127	
data128	
data129	
data130	
data131	
data132	
data133	
data134	
data135	
data136	
data137	
data138	
data139	
data140	
data141	
data142	
data143	
data144	
data145	
data146	
data147	
data148	
data149	
data150	
data151	
data152	
data153	
data154	
data155	
data156	
data157	
data158	
data159	
data160	
data161	
data162	
data163	
data164	
data165	
data166	
data167	
data168	
data169	
data170	
data171	
data172	
data173	
data174	
data175	
data176	
data177	
data178	
data179	
data180	
data181	
data182	
data183	
data184	
data185	
data186	
data187	
data188	
data189	
data190	
data191	
data192	
data193	
data194	
data195	
data196	
data197	
data198	
data199	
data200	
data201	
data202	
data203	
data204	
data205	
data206	
data207	
data208	
data209	
data210	
data211	
data212	
data213	
data214	
data215	
data216	
data217	
data218	
data219	
data220	
data221	
data222	
data223	
data224	
data225	
data226	
data227	
data228	
data229	
data230	
data231	
data232	
data233	
data234	
data235	
data236	
data237	
data238	
data239	
data240	
data241	
data242	
data243	
data244	
data245	
data246	
data247	
data248	
data249	
data250	
data251	
data252	
data253	
data254	
data255	
data256	
data257	
data258	
data259	
data260	
data261	
data262	
data263	
data264	
data265	
data266	
data267	
data268	
data269	
data270	
data271	
data272	
data273	
data274	
data275	
data276	
data277	
data278	
data279	
data280	
data281	
data282	
data283	
data284	
data285	
data286	
data287	
data288	
data289	
data290	
data291	
data292	
data293	
data294	
data295	
data296	
data297	
data298	
data299	
data300	
data301	
data302	
data303	
data304	
data305	
data306	
data307	
data308	
data309	
data310	
data311	
data312	
data313	
data314	
data315	
data316	
data317	
data318	
data319	
data320	
data321	
data322	
data323	
data324	
data325	
data326	
data327	
data328	
data329	
data330	
data331	
data332	
data333	
data334	
data335	
data336	
data337	
data338	
data339	
data340	
data341	
data342	
data343	
data344	
data345	
data346	
data347	
data348	
data349	
data350	
data351	
data352	
data353	
data354	
data355	
data356	
data357	
data358	
data359	
data360	
data361	
data362	
data363	
data364	
data365	
data366	
data367	
data368	
data369	
data370	
data371	
data372	
data373	
data374	
data375	
data376	
data377	
data378	
data379	
data380	
data381	
data382	
data383	
data384	
data385	
data386	
data387	
data388	
data389	
data390	
data391	
data392	
data393	
data394	
data395	
data396	
data397	
data398	
data399	
data400	
data401	
data402	
data403	
data404	
data405	
data406	
data407	
data408	
data409	
data410	
data411	
data412	
data413	
data414	
data415	
data416	
data417	
data418	
data419	
data420	
data421	
data422	
data423	
data424	
data425	
data426	
data427	
data428	
data429	
data430	
data431	
data432	
data433	
data434	
data435	
data436	
data437	
data438	
data439	
data440	
data441	
data442	
data443	
data444	
data445	
data446	
data447	
data448	
data449	
data450	
data451	
data452	
data453	
data454	
data455	
data456	
data457	
data458	
data459	
data460	
data461	
data462	
data463	
data464	
data465	
data466	
data467	
data468	
data469	
data470	
data471	
data472	
data473	
data474	
data475	
data476	
data477	
data478	
data479	
data480	
data481	
data482	
data483	
data484	
data485	
data486	
data487	
data488	
data489	
data490	
data491	
data492	
data493	
data494	
data495	
data496	
data497	
data498	
data499	
data500	

**Result Waveform**

Copyright © 2003 Altera Corporation  
256



## Comparing Waveforms

- Select Compare to Waveforms (View Menu)
  - Simulation Waveform Must Be Open
- Select VWF Comparison File




Copyright © 2003 Altera Corporation  
257



## Compared Waveforms (Simulator Report)

- Original (Ctrl+1)
- Actual (Ctrl+2)
- Compared (Ctrl+3)



Copyright © 2003 Altera Corporation  
258



## Using Message Window to Debug

1 Double clicking on message

2 Highlights signal with unexpected value

3 Creates time bar at occurrence of unexpected value

Copyright © 2003 Altera Corporation  
259

---

---

---

---

---

---

---

---

---

---

## Breakpoints

- Interrupts Simulation at Specified Points
- Consists of 2 Parts
  - Equation (Condition)
  - Action
    - Stop
    - Give Error
    - Give Warning
    - Give Info

Processing → Simulation Debug → Breakpoints

Click on condition to Build Equation

Copyright © 2003 Altera Corporation  
260

---

---

---

---

---

---

---

---

---

---

## Breakpoint Conditions

- <Node> <Operator1> <Value>
  - Single Condition
  - Ex. ena = 1
- Time = <Value>
  - Single Condition
  - time = 500ns
- <Condition> <Operator2> <Condition>
  - Complex Tests
  - ena = 1 && time > 500ns

Copyright © 2003 Altera Corporation  
261

---

---

---

---

---

---


---

---

---

---

## Breakpoint Equations (cont.)



- Node
  - Opens Node Finder
- Operator1
  - <, >, =
- Operator2
  - && (AND)
  - || (OR)

Copyright © 2003 Altera Corporation  
262



---

---

---

---


---

---

---

---

## Example Breakpoint



Copyright © 2003 Altera Corporation  
263



---

---

---

---

---

---

---

---

## PowerGauge Analysis Software

- Estimates Power Consumption Based on Toggle Rates
  - Derives Toggles Rate from Simulation Stimulus
  - Uses Quartus II Simulator
- Supports Multiple I/O Standards
- Supports Stratix, Stratix GX, Cyclone MAX 7000AE, MAX 7000B, MAX 3000 Families
- 3<sup>rd</sup> Party Simulation Tools Output PWF File that Can Be Read by Quartus II Simulator

Copyright © 2003 Altera Corporation  
264



---

---

---

---

---

---

---

---

# Designing with Quartus II

## Power Analysis

**1) Select Power Estimation**

**2) Enter Simulation Period**

Copyright © 2003 Altera Corporation  
265

---

---

---

---

---

---

---

---

---

---

## Power Analysis (cont.)

Type	Value
1	Simulation Start Time: 0 ps
2	Simulation End Time: 700.0 ns
3	Simulation Netlist Size: 152 nodes
4	Simulation Coverage: 53.77 %
5	Total Number of Transitions: 2291
6	Power estimation start time: 0 ps
7	Power estimation end time: 700.0 ns
8	Total Internal Power: 68.12 mW
9	Total Standby Internal Power: 50.39 mW
10	Total Logic Element Internal Power: 6.81 mW
11	Total Clockwise Internal Power: 2.12 mW
12	Total IO Power: 20.72 mW
13	Total ID Buslet Power: 20.72 mW
14	Total Power: 88.85 mW

**3) After Simulation, Select "Simulator Summary"**

**4) View Results Based on Stimulus Toggle Rate**

Copyright © 2003 Altera Corporation  
266

---

---

---

---

---

---

---

---

---

---

## Using 3rd Party Simulators

- Mentor Graphics
  - ModelSim
- Cadence
  - VERILOG-XL
  - NC-Verilog
  - NC-VHDL
- Synopsys
  - VCS
  - VSS
  - Scirocco

Copyright © 2003 Altera Corporation  
267

---

---

---

---

---

---

---

---


---

---



## Specify Simulator

- Select EDA Tools Settings
  - Assignments Menu



Copyright © 2003 Altera Corporation  
268



---

---

---

---

---

---

---

---

---

---

## 3rd Party Simulation Files

- Functional Simulation
  - Use 220models & altera\_mf Megafunction Model Files
- VHDL Timing Simulation
  - Use Quartus II-Generated VHO & SDO Files
  - Use <device\_name>\_ATOMS.VHD & <device\_name>\_ATOMS\_COMPONENTS.VHD Files
    - Located in edasim\_lib Directory
- Verilog Timing Simulation
  - Use Quartus II-Generated VO & SDO Files
  - Use <device\_name>\_ATOMS.VO File
    - Located in edasim\_lib Directory

Copyright © 2003 Altera Corporation  
269



---

---

---

---

---

---

---

---

---

---

## Exercise 5

*Please go to Exercise 5 in the Exercise Manual*

Copyright © 2003 Altera Corporation  
270



---

---

---

---

---

---

---

---

---

---

## Exercise Summary

- Learn about Quartus II Simulator
- Draw Signals in VWF Files
- Functional Simulation
  - View Simulation Results

Copyright © 2003 Altera Corporation  
271



---

---

---

---

---

---

---

---

## Simulation Summary

- Functional & Timing Simulation
- Creating a Vector Waveform File
- Power Analysis

Copyright © 2003 Altera Corporation  
272



---

---

---

---

---

---

---

---

20 YEARS of  
**ALTERA**  
INNOVATION

**Designing with Quartus II**  
*Programming/Configuration*

Copyright © 2003 Altera Corporation

---

---

---

---

---

---

---

---

## Programming/Configuration

- Setting Device Options
- Assembler Module
- Programmer & Chain Description File
  - Programming Directly with Quartus II
- File Conversion
  - Creating Multi-Device Programming Files

Copyright © 2003 Altera Corporation  
274




---

---

---

---

---

---

---

---

---


---

---

---

## Setting Device Options

- Assignments ⇒ Device ⇒ Device & Pin Options Button



**Device Options Control  
Configuration &  
Initialization of Device**

Copyright © 2003 Altera Corporation  
275




---

---

---

---

---

---

---

---


---

---

---

---

## General Tab



- Device Options Not Dependent on Configuration Scheme
  - Enable Device-Wide Clear
  - Enable Device-Wide Output Enable
  - Enable Initialization Done Output Pin

Copyright © 2003 Altera Corporation  
276




---

---

---

---

---

---

---

---

---

---

---

---

## Configuration Tab

- Choose Device Configuration Mode & Available Options
  - Generates Correct Configuration & Programming Files Every Compilation
- Enables Special Features of Configuration Devices
  - Enable Programming File Compression
  - Set Configuration Clock Frequency

Copyright © 2003 Altera Corporation  
277

---

---

---

---

---

---

---

---

---

---

## Programming Files Tab

- Output Files Always Created
  - POF (Programming Object File)
  - SOF (SRAM Object File)
- Other Selectable Output Files
  - JAM (JEDEC STAPL)
  - JBC (JAM Byte-Code)
  - RBF (Raw Binary File)
  - HEXOUT (Intel Hex Format)

Copyright © 2003 Altera Corporation  
278

---

---

---

---

---

---

---

---

---

---

## Unused & Dual-Purpose Pins Tabs

- Selects Usage of Dual-Purpose Pins after Configuration Is Complete
- Indicates State of All Unused I/O Pins after Configuration Is Complete

Pin Name	Usage
HAS0, HAS1, HAS2, CS	Use as register ID
RDY0, RDY1	Use as register ID
Dout[0..1]	As input tri-stated
Dout[2]	As input tri-stated
H3Q0	Input Strobes
ASD0, HCS0	Use as register ID

Copyright © 2003 Altera Corporation  
279

---

---

---

---

---

---

---

---

---

---

## Quartus II Assembler Module

- Generates All Configuration/Programming Files
  - As Selected in Device & Pin Options Dialog Box
- Ways to Run Assembler
  - Full Compilation
  - Execute Assembler Individually
    - Processing Menu ⇒ Start ⇒ Start Assembler
    - Generates Files without Full Compilation
      - Switching Configuration Devices
      - Enabling/Disabling Configuration Device Feature
  - Scripting

Copyright © 2003 Altera Corporation  
280




---

---

---

---

---

---


---

---

---

---

## Open Programmer



- Enables Device Programming
  - ByteBlaster™ II or ByteBlasterMV™ Cables
  - USB-Blaster
  - MasterBlaster™ Cable
  - APU (Altera Programming Unit)
- Opens Chain Description File (.CDF)
  - Stores Device Programming Chain Information

Copyright © 2003 Altera Corporation  
281




---

---

---

---

---

---

---


---

---

---

## CDF File

- Lists Devices & Files for Programming or Configuration
- Programs/Configures in Top-to-Bottom Order



Copyright © 2003 Altera Corporation  
282




---

---

---

---

---

---

---

---

---

---

## Programmer Toolbar

- Start Programming
- Auto Detect Devices in JTAG Chain
- Add/Remove/Change Devices in Chain
- Add/Remove/Changes Files in Chain
- Change Order of Files in Chain
- Setup Programming Hardware

*Note: All Options are available the Edit Menu except Start Programming & Auto Detect which are available in the Processing Menu*

Copyright © 2003 Altera Corporation  
283




---

---

---

---

---

---

---

---

---


---

---

---

## Setting up Programming Hardware

Click on the Hardware Setup Button



Copyright © 2003 Altera Corporation  
284




---

---

---

---

---

---

---

---

---

---

---

---

## Chain Programming Modes



- Altera FPGAs, CPLDs & Non-Altera Devices
  - JTAG
- Altera FPGAs Only
  - Passive Serial
  - Active Serial
- CPLDs & Configuration Devices in APU
  - In-Socket

Copyright © 2003 Altera Corporation  
285




---

---

---

---

---

---

---

---

---

---


---

---

## Programming Options

- Program/Configure
  - Applies to All Devices
- Verify, Blank-Check & Examine
  - Configuration Devices
  - MAX 7000 & MAX 3000
- Security Bit
  - MAX 7000 & MAX 3000


To Program, Verify, Blank-Check, or Examine the Device, Check the Appropriate Boxes



Copyright © 2003 Altera Corporation  
286



## Bypassing Devices in JTAG Chain (1)




Method 1 : Add Programming File & Leave Program/Configure Box Unchecked

Copyright © 2003 Altera Corporation  
287



## Bypassing Devices in JTAG Chain (2)



Method 2 : Click on Add Device Button & Select Device to Leave the Programming File Field Blank

Copyright © 2003 Altera Corporation  
288



## Adding Non-Altera Device to Chain

File	Device	Checksum	Ucode	Program/Configure	Verify	Blank Check	Examine	Security Bit
1...f1_files\bin\sdm\lib\ref.sof	EPC1K100	0055200	FFFFFFFF					
2...emc_restore@counter_1.pof	EPC2	00B71A8	FFFFFFFF					
3...emc_restore@counter_2.pof	EPC2	0007A64	FFFFFFFF					
4...emc_restore@counter_3.pof	EPC2	000A3B3	FFFFFFFF					
5...emc_restore@counter_4.pof	EPC2	02C51EE	FFFFFFFF					
6...QD3_0_label@clock.sof	EP1S10K100	02A4757	FFFFFFFF					
7...cncn2	MY_DEVICE	0000000	<none>					

Copyright © 2003 Altera Corporation  
289



## Starting the Programmer

Click Program Button Once CDF File & Hardware Setup Are Complete

Progress Field Shows the Percentage of Completion for the Programmer

File	Device	Checksum	Ucode	Program/Configure	Verify	Blank Check	Examine	Security Bit
1...f1_files\bin\sdm\lib\ref.sof	EPC1K100	0055200	FFFFFFFF					
2...emc_restore@counter_1.pof	EPC2	00B71A8	FFFFFFFF					
3...emc_restore@counter_2.pof	EPC2	0007A64	FFFFFFFF					
4...emc_restore@counter_3.pof	EPC2	000A3B3	FFFFFFFF					
5...emc_restore@counter_4.pof	EPC2	02C51EE	FFFFFFFF					
6...QD3_0_label@clock.sof	EP1S10K100	02A4757	FFFFFFFF					

Copyright © 2003 Altera Corporation  
290




## Converting SOF Programming Files

Creates Multi-Device .POF for Enhanced Configuration Devices

Enables Compression & Other Configuration Device Options

Copyright © 2003 Altera Corporation  
291





---

---

---

---

---


---

---

---

---

---



---

---

---

---

---


---

---

---

---

---



---

---

---

---

---

---

---

---

---

---

## Class Summary

- Design Entry Techniques
- Project Creation
- Compiler Settings & Assignment Editor
- Timing Analysis
- Simulation
- Programming/Configuration

Copyright © 2003 Altera Corporation  
295



---

---

---

---

---

---

---

---

## Learn More through Technical Training

### Instructor-Led Training



With Altera's instructor-led training courses, you can:

- Listen to a lecture from an Altera technical training engineer (instructor)
- Complete hands-on exercises with guidance from an Altera instructor
- Ask questions & receive real-time answers from an Altera instructor
- Each instructor-led class is one day in length (8 working hours).

### On-Line Training



With Altera's on-line training courses, you can:

- Take a course at any time that is convenient for you
  - Take a course from the comfort of your home or office (no need to travel as with instructor-led courses)
- Each on-line course will take approximately 2-3 hours to complete.

[www.altera.com/training](http://www.altera.com/training)

View Training Class Schedule & Register for a Class

Copyright © 2003 Altera Corporation  
296



---

---

---

---

---

---

---

---

## Advanced Quartus II Course

- Accelerating Design Cycles Using Quartus II
  - LogicLock
  - Chip Editor
  - FPGA Optimization
  - SignalTap II & SignalProbe
  - Command-Line & Tcl Scripts
  - HardCopy Software Support

Copyright © 2003 Altera Corporation  
297



---

---

---

---

---

---

---

---

## Altera Technical Support

- Reference Quartus II On-Line Help
- Consult Altera Applications (Factory Applications Engineers)
  - MySupport: <http://www.altera.com/mysupport>
  - Hotline: (800) 800-EPLD (7:00 a.m. - 5:00 p.m. PST)
- Field Applications Engineers: Contact Your Local Altera Sales Office
- Receive Literature by Mail: (888) 3-ALTERA
- FTP: <ftp.altera.com>
- World-Wide Web: <http://www.altera.com>
  - Use Solutions to Search for Answers to Technical Problems
  - View Design Examples

Copyright © 2003 Altera Corporation  
298



---

---

---

---

---

---

---

---