

Course Objectives	
 Learn the Basic Constructs of VHDL Learn the Modeling Structure of VHDL Understand the Design Environments Simulation Synthesis 	
Copyright © 2004 Altera Corporation 2	ADERA.

Course Outline Introduction to Altera Devices & Altera Design Software

- VHDL Basics
- Overview of Language
 Design Units
 - Entity
 - Architecture
 - Architecture
 Configurations
 - Packages (Libraries)
- Architecture Modeling Fundamentals
 - Signals
 - Processes

Copyright © 2004 Altera Corporation

Sequential Statements

ATTRA.



Course Outline
 Understanding VHDL and Logic Synthesis Process Statement Inferring Logic Model Application State Machine Coding Hierarchical Designing Overview Structural Modeling Application of Library of Parameterized Modules (LPMs)























	VHDL Basics	
Copyright © 2004 Alters Corporation		Adera.

VHDL	
VHSIC (Very High Speed Integrated Cir	cuit)
Hardware	
Description	
Language	
Copyright © 2004 Altera Corporation	ADERA.

What is VHDL?

- IEEE Industry Standard Hardware Description Language
- High-level Description Language for Both Simulation & Synthesis

Copyright © 2004 Altera Corporation

ATTRA.



VHDL History

- 1980 U.S. Department of Defense (DOD) Funded a Project to Create a Standard Hardware Description Language Under the Very High Speed Integrated Circuit (VHSIC) Program
- 1987 the Institute of Electrical and Electronics Engineers (IEEE) Ratified As IEEE Standard 1076
- 1993 the VHDL Language Was Revised and Updated to IEEE 1076 '93

Copyright © 2004 Altera Corporation

ATTRA.

Terminology

- HDL Hardware Description Language Is a Software Programming Language That Is Used to Model a Piece of Hardware
- Behavior Modeling A Component Is Described by Its Input/Output Response
- Structural Modeling A Component Is Described by Interconnecting Lower-level Components/Primitives

Copyright © 2004 Altera Corporation











More Terminology

- Register Transfer Level (RTL) A Type of Behavioral Modeling, for the Purpose of Synthesis
 Hardware Is Implied or Inferred
 - Hardware is impli Synthesizable
- Synthesis Translating HDL to a Circuit and Then Optimizing the Represented Circuit
- RTL Synthesis The Process of Translating a RTL Model of Hardware Into an Optimized Technology Specific Gate Level Implementation

Copyright © 2004 Altera Corporation







































VHDL - Basic Modeling Structure			
ENTITY entity_name IS generics port declarations END entity_name;			
ARCHITECTURE arch_name OF entity_name IS enumerated data types internal signal declarations component declarations BEGIN signal assignment statements process statements component instantiations END arch_name;			
Copyright © 2004 Alters Corporation	AD	EA.	













Packages	
PACKAGE <package_name> IS Constant Declarations Type Declarations Signal Declarations Subprogram Declarations Component Declarations There are other Declarations There are other Declarations END <package_name> ; (1076-1987) END PACKAGE <package_name> ; (1076-1993) PACKAGE BODY <package_name> IS Constant Declarations Type Declarations Type Declarations</package_name></package_name></package_name></package_name>	
Subprogram Body END <package_name> ; (1076-1987) END PACKAGE BODY <package_name> ; (1076-1993)</package_name></package_name>	
Copyright © 2004 Altera Corporation	Ð.



















Types Defined in Std_logic_1164 Package

Type STD_LOGIC

- 9 Logic Value System ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-')
 - 'W', 'L', 'H" Weak Values (Not Supported by Synthesis)
 'X' Used for Unknown
 - X Used for Unknown
 - 'Z' (Not 'z') Used for Tri-state
 '-' Don't Care
- Resolved Type: Supports Signals With Multiple Drives

Type STD_ULOGIC

- Same 9 Value System As STD_LOGIC
- Unresolved Type: Does Not Support Multiple Signal Drives; Error Will Occur

Copyright © 2004 Altera Corporation

User-defined Libraries/Packages

- User-defined Packages Can Be in the Same Directory As the Design
 Library Work; --Optional
 USE WORK.
- Or Can Be in a Different Directory From the Design LIBRARY <*Any_name>*; Use <*Any_name>*.<*Package_name>*.All;

Copyright © 2004 Altera Corporation































VHDL Operators		
Operator Type	Operator Name/Symbol	
Logical	and or nand nor xor xnor(1)	
Relational	= /= < <= > >=	
Addition & Concatenation	+ - &	
Signing	+ -	
Multiplying	* / mod rem	
Miscellaneous	** abs not	
(1) Support	ed in VHDL '93 Only <u>风口信歌</u>	











Operator Overloading

- How Do You Use Arithmetic & Boolean Functions With Other Data Types?
 - Operator Overloading Defining Arithmetic & Boolean Functions With Other Data Types
- Operators Are Overloaded by Defining a Function Whose Name Is the Same As the Operator Itself
 - Because the Operator and Function Name Are the Same, the Function Name Must Be Enclosed Within Double Quotes to Distinguish It From the Actual VHDL Operator
 - The Function Is Normally Declared in a Package So That It Is Globally Visible for Any Design



Copyright © 2004 Altera Corporation









Copyright © 2004 Altera Corporation



- Three Concurrent Signal Assignments:
 Simple Signal Assignment
 - Conditional Signal Assignment
 - Selected Signal Assignment

AUTRA.











Selected Signal Assignments		
 All Possible Conditions Must Be Considered WHEN OTHERS Clause Evaluates All Other Possible Conditions That Are Not Specifically Stated 		
SEE NEXT SLIDE		
Copyright © 2004 Altera Corporation 64	adera.	































































Review - Signals vs. Variables		
	SIGNALS (<=)	VARIABLES (:=)
ASSIGN	assignee <= assignment	assignee := assignment
UTILITY	Represent Circuit Interconnect	Represent Local Storage
SCOPE	Global Scope (Communicate Between PROCESSES)	Local Scope (Inside PROCESS)
BEHAVIOR	Updated at End of Process Statement (New Value Not Available)	Updated Immediately (New Value Available)
Copyright © 2004 Altera	Corporation	Atena.















































FOR LOOP: '1's Counter	
LIBRARY IEEE; USE IEEE.std_logic_1164.all; USE IEEE.std_logic_unsigned.all; USE IEEE.std_logic_arith.all; ENTITY bc IS PORT (invec: in std_logic_vector(31 downto 0)); END bc; ARCHITECTURE rtl OF bc IS BEGIN PROCESS(invec) VARIABLE count: std_logic_vector(7 downto 0);	D); Variable Declaration
Copyright © 2004 Alters Corporation SI	ADERA.











Understanding VHDL and Logic Synthesis



Copyright © 2004 Altera Corporation

































































- Variable Assignments Inside the IF-THEN Statement, That Checks the Clock Condition, Usually Don't Infer Registers
 Exception: If the Variable Is on the Right Side of the Equation in a Clocked Process Prior to Being Assigned a Value, the Variable Will
 - Clocked Process Prior to Being Assigned a Value, the Variable W Infer a Register(s)
- Variable Assignments Are Temporary Storage and Have No Hardware Intent
- Variable Assignments Can Be Used in Expressions to Immediately Update a Value

 Then the Variable Can Be Assigned to a Signal

Copyright © 2004 Altera Corporation



















Writing VHDL Code for FSM

- State Machine States Must Be an Enumerated Data Type:
 - TYPE State_type IS (Idle, Tap1, Tap2, Tap3, Tap4);
- Object Which Stores the Value of the Current State Must Be a *Signal* of the User-defined Type:
 SIGNAL Filter : *State_type*;

Copyright © 2004 Altera Corporation



Writing VHDL Code for FSM









A-MNL-IVHDL-08































Designing Hierarchically

- In a Design Group, Each Designer Can Create Separate Functions (Components) in Separate Design Files
- These Components Can Be Shared by Other Designers or Can Be Used for Future Projects
- Therefore, Designing Hierarchically Can Make Designs More Modular and Portable
- Designing Hierarchically Can Also Allow Easier and Faster Alternative Implementations
 - Example: Try Different Counter Implementations by Replacing Component Declaration and Component Instantiation



Copyright © 2004 Altera Corporation









LPM Instantiation

- All of the Altera LPM Macrofunctions Are Declared in the Package Ipm_components.all in the LIBRARY Ipm;
 The MegaWizard Plug-in Manager in Quartus II and
- MAX+plus II Creates the VHDL Code Instantiating the LPM or Megafunction
- After the Code Is Created You Will See at Top of the VHDL Code:
 LIBRARY Ipm;

Use lpm.lpm_components.all;

Copyright © 2004 Altera Corporation



Manual LPM Instantiation – LPM_MULT			
LIBRARY IEEE; USE IEEE.std_logic_1164.all; USE IEEE.std_logic_unsigned.all;			
LIBRARY lpm; USE lpm.lpm_components.all;			
ENTITY tst_mult IS PORT (a, b : in std_logic_vector(7 downto 0); q_out : out std_logic_vector(15 downto 0)); END tst_mult;			
ARCHITECTURE behavior OF tst_mult IS			
BEGIN			
u1 : lpm_mult GENERIC MAP (lpm_widtha => 8, lpm_widthb => 8, lpm_widths => 16, lpm_widthp => 16) PORT MAP(dataa => a, datab => b, result => q_out);			
END behavior;			
Copyright © 2004 Altera Corporation 135	MDERA.		











- Easy to Change the Functionality by Using the MegaWizard
- Consistent Synthesis

Copyright © 2004 Altera Corporation





Attera Technical Support Reference Quartus II On-Line Help Consult Altera Applications (Factory Applications Engineers). Hotline: (800) 800-EPLD (7:00 a.m. - 5:00 p.m. PST) MySupport: http://www.altera.com/mysupport Field Applications Engineers: Contact Your Local Altera Sales Office Receive Literature by Mail: (888) 3-ALTERA TPP: ftp.altera.com World-Wide Web: http://www.altera.com Use Solutions to Search for Answers to Technical Problems View Design Examples











Subprograms	
FunctionsProcedures	
Copyright © 2004 Altera Corporation	









Functions

- For Functions:
 - Only Allowable Mode for Parameters Is in
 - Only Allowed Object Classes Are Constant or Signal
 - If the Object Class Is Not Specified, Constant Is Assumed

Copyright © 2004 Altera Corporation



Procedures

Format:

Copyright © 2004 Altera Corporation

Copyright © 2004 Altera Corporation

Procedure <Procedure_name> (<Mode_parameters>)
Begin
{Functionality}

End <Procedure_name>;

Procedures: Allowable Modes for Parameters Are In, Out, and Inout Allowable Object Classes for Parameters Are Constant, Variable and Signal If the Mode Is in and No Object Class Is Specified, Then Constant Is Assumed If the Mode Is Inout or Out and If No Object Class Is Specified, Then Variable Is Assumed











Variable Assignment - No Delay				
 ▲ Delta Cycle has 2 Phases: – Process Execution – Signal Update 	a = 1, b = 1	y updated (y=1)	y updated (y=0)	
LIBRARY IEEE; USE IEEE.sid_logic_1164.all; ENTITY vr IS PORT (a, b: IN STD_LOGIC; y:OUT STD_LOGIC; END var;	c executed and updated	a,b changes a = 0, b = 1	a,b changes a = 1, b = 1	
	(c=1)	c executed and updated (c=0)	c executed and updated (c=1)	
PROCESS (a, b) VARIABLE c : STD_LOGIC;		executed	△1	
BEGIN c := a AND b; y <= c;	(visible	ble delay)		
END PROCESS; END logic;	• c and y Gets Executed and Updated Within the Same Simulation Cycle (at the End of the Process)			
Copyright © 2004 Altera Corporation	・△Delta Cycle is Non-Visible Delay (Very Small, Close to Zero)			







