



Agenda


- Applications
- Nios® Hardware Development
- Nios Software Development
- Nios Software Debug
- RTL Simulation
- Avalon Bus
 - User Peripherals
- Custom Instructions
- Multi-Masters and Direct Memory Access (DMA)
- Configuring the Development Board



































What Is Nios?


- Nios Is A Soft-core 16 or 32 Bit RISC Microprocessor
 - Developed Internally By Altera
 - Harvard Architecture
 - License & Royalty Free
- Nios Plus All Peripherals Written In HDL
 - Can Be Targeted For All Altera FPGAs
 - Synthesis Using Quartus II Integrated Synthesis
- Software Development Using GNUPro Tools
 - Open Source Software Development
- SOPC Builder (System on a Programmable Chip)
 - Graphical Interface That Makes It Easy To Create












Multiplier Hardware Acceleration

- Software Multiply Option No Multiply Hardware
 - Uses GNUPro Math Library to Implement Multiplier
- MSTEP Multiply Option Hardware-Assisted Multiply
 - One-Bit per Clock Cycle Multiply (~4x Improvement over Software)
- MUL Multiply Option Full Hardware Multiplier
 - 16 x 16 → 32 in 3 Clock Cycles 1 Clock with Stratix DSP Block!

Acceleration Hardware	Additional Logic	Clock Cycles (16 x 16 → 32)	Clock Cycles (32 x 32 → 32)
None	0 LEs	80	250
MSTEP	+20 LEs	18	80
MUL	+450 Les	3	30
MUL in Stratix	+85 LEs +2 9x9 DSP Elements	1	20

Bit Shift Hardware Acceleration

- Provides Multi-Bit Shift in Single Instruction Cycle
 - Shift Left or Right by 1-to-31 Bits per Instruction Cycle
 - All Nios 2.0 CPUs Include Full 31-Bit Shift Hardware Acceleration
- Example: i << 9; /* Shift Left by 9 Bits */
 - Executes in One Cycle
 - Would Execute in Nine Clock Cycles without Acceleration




Copyright © 2003 Altera Corporation - Confidential


20 YEARS of


Windowed Register File


- Common Technique Used by High-Performance CPUs
 - Enables Fast Subroutine Calls
- Up to 512 General-Purpose Registers
- Sliding Window Allows Access to 32 Registers at a Time
 - 24-Register Sliding Window
 - Eight Global Registers
- Used Automatically by C Compiler
- MFLAT Compiler Option
 - Disables Sliding Window
 - Makes Register Space Static, or "Flat"
 - Guarantees Maximum Context Switch Time

























Peripheral Components Parallel I/O (PIO) Registers Memory Interface General-Purpose I/O Registers (PIO) Active Serial Interface On-Chip • RAM, ROM Input Output Off-Chip Bidirectional SDRAM Controller User-Defined Interface SRAM ■ Serial I/O FlashROM - UART ■ DMA Controller - SPI Memory-Peripheral Timer Memory-Memory Simple Timer Peripheral-Peripheral Pulse Generator Bridges - Watchdog Timer AHB to Avalon Bus Bridge


Copyright © 2003 Altera Corporation - Confidential


AUTERA


Interface to Cyclone Config Device Unused space can be used for program code or non volatile data storage Serial Flash ASMI Unused space can be used for program code or non volatile data storage Serial Flash ACCOPATION TO SERVICE STREET STREET















Reading/Writing Hardware ■ Be careful of compiler optimisation - Consecutive reads/writes are optimised away - Compiler assumes memory locations are not externally affected char* uart_tx char* uart_rx *uart_tx = 'N'; *uart_tx = 'i'; *uart_tx = 'o'; *uart_tx = 's'; A "1" A = *uart_rx; B = *uart_rx; C = *uart_rx В "1"

C "1"

Copyright © 2003 Altera Corporation - Confidential

AUTRA.

Volatile identifier Declare pointers to hardware as Volatile - Compiler will not optimise access to/from these memory locations External hardware can rewrite contents volatile char* uart_tx volatile char* uart_rx **"**123**"** *uart_tx = 'i'; *uart_tx = 'o'; *uart_tx = 's'; A "1" A = *uart rx; в "2" B = *uart_rx; C = *uart_rx C "3" AUTERA Copyright © 2003 Altera Corporation - Confidential



Cache Performance Memory Normalised Performance SDRAM No No 40.2% SDRAM No Yes 55.2% **SDRAM** Yes No 64.3% SDRAM Yes Yes 96.4% OnChip No 100.0% No OnChip 98.0% No Yes OnChip Yes No 110.2% OnChip Yes Yes 105.6% Performance relative to on chip RAM with no Cache running dhry.c modified for unbuffered I/O ANDERIA. Copyright © 2003 Altera Corporation - Confidential

Use of Cache

- Cache must be initialised and enabled
 - Routines available for this in nios_cahce.h
 - void nr_icache_init(void);
 - void nm_icache_enable(void);
 - void nm_icache_disable(void);
 - Similar for dcache
- To prevent use of Cache
 - ie DMA accessible memory or hardware
 - Use Volatile qualifier for C-code pointers
 - Use PFXIO before LD & LDP instructions in asm
 - PFXIO before LDS gives undefined result

Copyright © 2003 Altera Corporation - Confidential


20 YEARS of

Software Utilities: Nios SDK Shell

- UNIX-like command environment shell
- Start => Programs => Altera => Nios 3.1 => Nios SDK Shell
- Starts in: c:/altera/kits/nios/examples


SOPC Builder 2.8	-	
		Ī
Icone To Altera SOPC Builder		
rsion 2.8, Built Mon Jan 6 18:84:16 2003		
cample nios designs can be und in		
c:/altera/excalibur/sopc_builder28/examples		
y: nios-build hello_world.c nios-run hello_world.srec itbin one of the sdk subdirectories.		
ou nay add a startup script: c:/altera/excalibur/sopc_builder28/user.bas OPC Builder15 cd jkaady	hrc	


20 YEARS of	
/ANTITES/	Š



AUTRA.

Changes to D: drive





Nios Run

- Utility to Download code and run Terminal
 - -nios-run hello.srec
 - -nr hello.srec
- Common switches
 - Start terminal: nr -t

Copyright © 2003 Altera Corporation - Confidential



Advanced Nios Routines

- nios-elf-objdump
 - Disassembles object files
- nios-elf-size
 - Determines size of srec files
- nios-elf-gprof
 - C program execution profiler
- srec2flash
 - Prepares srec file to write to dev board flash
- hexout2flash
 - Converts Quartus .hexout files to write to dev board flash

Copyright © 2003 Altera Corporation - Confidential



GERMS Monitor



Serial or JTAG



- Monitor Program Runs from On-Chip ROM
- Communicates to Host via Serial Port (or JTAG)
- Basic Development Facilities
 - -Download Code
 - -Burn Flash
 - -Examine/Modify Memory
 - -Run Programs



GERMS Monitor Commands

- G Go
 - G40000 Execute code at address 40000
- E Erase Flash
 - E18000 Erase flash block at 18000
- R Relocate
 - R18000 Relocate next software download to addr 18000
- M Memory
 - M14000-14100 Show memory contents for this address range
 - M50000:0001 0002 0003 Write values to consecutive memory locations
 - M50000-50100:AA55 Fill memory range with 16 bit word
- S Motorola S record
- : Intel Hex record
- CR show next 64 Bytes of memory
- Escape Restart GERMS monitor

Copyright © 2003 Altera Corporation - Confidential



Hardware Drivers

- Drivers for Peripherals are produced during generation of the SDK
 - Timer, DMA, LCD, ASMI, seven seg LED etc
 - See data sheet for peripheral for details
- Basic Ethernet Plugs library is also available
 - See mnl_plugs.pdf
 - Select on 2nd page of SOPC Builder



Copyright © 2003 Altera Corporation - Confidential



Nios OS / RTOS Support

Provider Product		Description
Accelerated Technology	Nucleus	Royalty-Free, Source-Available RTOS
Microtronix	<u>µClinux</u>	Open-Source OS
Micriµm	μC/OS-II	Royalty-Free, Preemptive RTOS
MiSPO Co., Ltd.	NORTI	μΙΤRON 4.0-Compatible Real-Time Kernel
Shugyo Design	KROS	Small-Footprint, Royalty-Free, POSIX- Compliant RTOS









Copyright © 2003 Altera Corporation - Confidential

AND TO THE



Software Debug

- GDB/Insight over JTAG
- GDB/Insight over Serial
- Nios Console
- Third Party tools
 - Provide extra features such as hardware breakpoints and trace
- To ensure correlation between source and object code switch off compiler optimisation
 - -nb -00 hello_word.c


Copyright © 2003 Altera Corporation - Confidential





GDB/Insight Over JTAG


- Build source with nios-build or Make file
 - -nb -00 hello_world.c
- Run debug with nios-debug
 - -nios-debug hello_world.srec
 - -nd hello_world.srec
- Requirements
 - Must have OCI debug core enabled in CPU
 - Software must reside in RAM











Nios Console

Copyright © 2003 Altera Corporation - Confidential

- Build source with nios-build or Make file
 - -nb -00 hello_world.c
- Run console with nios-console
 - nios-console hello_world.srec
 - -nc hello_world.srec
- Requirements
 - Must have OCI debug core enabled in CPU
 - Program must reside in RAM

Copyright © 2003 Altera Corporation - Confidential



Nios Console

■ Command line debugger



Copyright © 2003 Altera Corporation - Confidential

Command	Description			
0	Starts executing instructions at the current program counter (pc) address.			
alt	Stops the processor.			
eset	Resets the processor.			
с	Allows you to view the current value of the program counter and change its value.			
egs	Allows you to view the registers and change their values.			
ер	Steps through the code.			
kpt	Sets breakpoints.			
ump	Displays the memory contents.			
yte, half, word	Writes to memory.			

When To Use The Debugger

- Use to Debug Software Issues
- Not Real Time
 - By single stepping code execution cause and effect can be viewed on a line by line basis
- Provides Level of Software Detail Not Available with Other Debug Methods
 - Viewing and editing of registers, memory and variables
- Software Engineers Expect Access to this tool
- Disadvantages
 - Can be difficult to debug real time events
 - Requires that source code is not optimised

Copyright © 2003 Altera Corporation - Confidential




Nios Debug Solutions Provider Product Full-Featured, RTOS-Aware Debug Environment, Accelerated code|lab Full-teatured, H10S-Aware Debug Environme Integrated with codellab EDE External Memory Daughter Card for Use as Software Trace Capture Buffer Insight (gdb) Debugger Enhanced to Support Hard Breakpoints & Software Trace Technology Microtronix Debug Debugger Module Microtronix **OCD Solutions** IDE with Integrated Support for Hardware Breakpoints & Processor Trace Viosoft Arriba! Full-Featured Debug Environment with Advanced On-Chip Debug Support Software Debugger Sophia WatchPoint Systems Red Hat GDB / Insight* * Included in Nios Development Kit AUTERA Copyright © 2003 Altera Corporation - Confidential

Upgrades from FS2 <http://store.yahoo.com/fs2/> Features Unlimited Software Breakpoints 4 HW Execution Breakpoints Complex Triggers (2) Instruction Trace Use ByteBlasterTM cable Black Bow-Faster downloading (3) JTAG JTAG JTAG JTAG JTAG JTAG Mictor 38 X X X X X

Copyright © 2003 Altera Corporation - Confidential

21



FS2 System Analyzer


- Nios-ISA System Analyzer
- 10-pin JTAG Target Connection

Copyright © 2003 Altera Corporation - Confidential

- Supports On-Chip Trace
- Nios-ISA/T System Analyzer
 - 38-pin Mictor Connection
 - JTAG & External Trace
- Single Source
 - Full Hardware & Software Package Available from Mentor Graphics





AUTEVA.







RTL Simulation Nios SOPC Builder Automatically creates simulation model plus: ModelSim Project Testbench Simulation Scripts Simulation Scripts Formatted Wave Window Altera SOPC Builder Mod File System Module Year Help System Control New York Project Years for the Perc 2018 of John Start ModelSim Start ModelSim Start ModelSim









User Additions to Nios TestBench | CALTER_NOTE COSE INVESTOR ENTERD HERE | CALTER_NOTE COSE INVESTOR ENTERD HERE | CALTER_NOTE COSE INVESTOR ENTERD HERE | CALTER LOTE COSE INVESTOR ENTERD HERE | CALTER LOT

Simulation Scripts

- When ModelSim is started from the SOPC Builder a set-up script is run automatically which creates aliases for simulation scripts
- The set up script can be run independently as follows:
 - do setup_sim.do
- Simulation Scripts

 - c

 Rebuilds memory contents based on software code
 - Includes changes since Nios generation

 - I


 → Opens List window with "useful" signals

Copyright © 2003 Altera Corporation - Confidential



Wave Window

- Adds UART and CPU signals by default
 - CPU Opcodes are decoded and displayed to help trace software execution



SignalTap™ II Logic Analyzer Up to 200 MHz Multi-Analyzer Support 1,024 Channels 128K Samples 10 Trigger Levels No Probes! Capture the state of Internal nodes In-system, at full system speeds




User Peripherals


- What if I need to add a peripheral not included with the Nios system?
 - This is a very common practice where a user wants to add their own peripheral to perform some kind of proprietary function or perhaps a standard function that is not yet included as part of the Nios kit.
- We are now going learn how to connect our own design directly to the Nios system via use of the Avalon bus
 - As many peripherals contain registers we could also have chosen to connect to a pio rather than directly to the bus


Co	pyriaht	© 2003	Altera	Corporati	on - 0	Confide	ntial





Avalon Bus Proprietary bus specification used with Nios Principal design goals of the Avalon Bus Low resource utilization for bus logic Simplicity Synchronous operation Transfer Types Slave Transfers Master Transfers Streaming Transfers Latency-Aware Transfers Row Wester Substant (27) Processor Address (27) Switch Processor Address (27) Switch Processor Address (27) Switch Processor Frocessor Address (27) Switch Processor Frocessor Frocessor Address (27) Switch Processor Frocessor Frocessor
























Copyright © 2003 Altera Corporation - Confidential


AND TERVA.



















Custom Instructions


- Custom Instructions Augment Nios Instruction Set
- Integrated Into Nios Development Tools
 - System Builder Design Tool Handles Op-code Assignment
 - Generates C and Assembly-language Macros
- Application Examples
 - Data Stream Processing (E.G. Network Applications)
 - Application Specific Processing (E.G. MP3 Audio Decode)
 - Software Inner Loop Optimization


Copyright © 2003 Altera Corporation - Confidential

20 YEARS of









Hardware Design

- Custom Instruction module can be of following formats:
 - VHDL
 - Verilog HDL
 - EDIF
 - Quartus Block Diagram (.bdf)
- Port list
 - All Custom Instruction Modules need these ports
 - Port names must match exactly

Table 1. Ports for Combinatorial Custom Logic				
Port Name	Width (Bits)	Direction	Description	
dataa	CPU width	Input	Operand.	
datab	CPU width	Input	Operand (optional).	
result	CPU width	Output	Result.	

01 Copyright © 2003 Altera Corporation - Confidential

Hardware Design

- Port list for Multi-Cycle Custom Instructions
 - Must have all of these ports with exact names

Table 2. Additional Ports for Sequential Custom Logic				
Port Name Width (Bits)		Direction	Description	
clk	1	Input	CPU master input clock, which is fed by the Nios system clock.	
reset	1	Input	CPU master asynchronous reset, which is fed by the Nios master reset, reset is only asserted when the Nios system is reset.	
clk_en	1	Input	Clock qualifier. The custom logic block should use the clk_en signal as a conventional clock qualifier signal and should ignore all rising clock edges when clk_en is not asserted.	
start	1	Input	Instructs the block to latch data and begin operation.	


- Port list for Prefixed Custom Instructions
 - Must have exact port names


Table 3. Prefix	Port		
Port Name	Width (Bits)	Direction	Description
prefix	11	Input	Payload of the K register.


Copyright © 2003 Altera Corporation - Confidential


ADDERA


AUTERA












Cyclic Redundancy Check CRCs are used to check data integrity Are best understood in serial format The following implements CRC16-CCITT A common CRC used worldwide Used mainly on 8 bit data ie ASCII CRCs often appear in embedded software applications


Copyright © 2003 Altera Corporation - Confidential


AUTERA.


Accelerating CRC Implementing the shift and XOR for each bit takes many clock cycles ~50 Software algorithms tend to use look up tables to pre-compute each byte Parallel Hardware is fastest






















Master Arbitration Scheme Nios Multi-Master Avalon Bus utilises Fairness arbitration scheme Each Master/Slave pair is assign an integer "shares" Upon conflict Master with most shares takes bus until all shares are used Master with least shares then takes bus until all shares are used Assuming all Masters continuously request the bus, they will each be granted the bus for a percentage of time equal to the percentage of total master shares that they own CPU 7 Shares SPI DMA 2 shares PCI DMA 2 shares Copyright © 2003 Alters Corportilion - Confidential



Custom Streaming Slave Peripherals ■ For use of DMA with slow peripherals ■ Example: UART ■ Adds up to three outputs to Avalon Slave ■ dataavailable ■ readyfordata ■ endofpacket Custom Streaming Slave Peripheral Custom Streaming Slave Peripheral


Streaming Peripheral Signals dataavailable Indicates that the peripheral has data available to be read by DMA or other Master ie, there is data in the rx buffer or register readyfordata Indicates that the peripheral is able to receive data written by DMA or other Master le, the tx buffer or register is not full Endofpacket Usage not defined DMA can be optionally set to end transfer


Copyright © 2003 Altera Corporation - Confidential

Custom Master Peripherals Integrates DMA function Eg VGA that takes data from memory directly Simpler than Slave peripherals Assert outputs until waitrequest is low Transaction are between Master and Avalon Bus, not Slave


Copyright © 2003 Altera Corporation - Confidential


ATTERNA.











Connecting to Web Sever

- Configure PC IP Address
 - Open LAN Settings and click Properties
 - Select Internet Protocol (TCP/IP) and click Properties
 - Make the settings shown
 - Don't forget to restore these settings later
- Connect PC to Dev board via the Crossover connector
- Open Internet Browser and enter "10.0.0.51" in address bar

Copyright © 2003 Altera Corporation - Confidential




ANTERA

Ensure Unused I/O are Tri-State

- The FPGA may connect to components on the board not used by your design
- There is a connection between FPGA and MAX device to force reconfiguration
 - Active low, pulled high
- Assignments -> Device ...



Clock Distribution FPGA Nios SDRAM I/O timing Introduces -60° phase shift relative to Nios CLK in is socket crystal or external input Resistor changes required for external See board schematic and ref design



Downloading Hardware to Flash

- hexout2flash Utility
 - Converts Quartus Hardware Configuration File (.hexout) to GERMS Script for Download to Flash
 - Default Target: User Image Portion of Flash
 - Assumes Flash located at address 0x00000
- Example:

 $\verb|hexout2flash| my_nios_design.hexout|$

Generates:


 $\verb|my_nios_design.hexout.flash| \\$


■ To Run Download Script:


nios-run my_nios_design.hexout.flash


Copyright © 2003 Altera Corporation - Confidential












Downloading Software to Flash ■ srec2flash Utility — Relocates Executable (srec) file from Memory to Flash ■ Default Target: Software Image Portion of Flash — Adds "Copy" Header Program to Flash Image ■ Example: srec2flash my_nios_program.srec ■ Generates: my_nios_program.flash ■ To Run Download Script: nios-run my_nios_program.flash

Copyright © 2003 Altera Corporation - Confidential

AUTRA



Downloading to Board

- OCI core only supports .srec files
- Can also use Web Server ref design



Reset the Board to Factory Settings

- Use ByteBlaster MV to reprogram FPGA with recovery.sof file
 - recovery_configuration_stratix_1s10.sof
- Press CPU Reset whilst holding down SW0
- Download Nios 3.0 flash image

-nr -x -r
default_board_image_stratix_1s10.flash

- Files located in
 -\Excalibur\sopc_builder\examples

Copyright © 2003 Altera Corporation - Confidential

ADTERVA

AUTRA.

1S10ES Device on Stratix Board

- Early versions of the Stratix board feature ES silicon
- Two Errata points:
 - Needs configuration data length of 1S25
 - Plenty of on board flash to accommodate this
 - High power consumed during configuration
 Power supply is designed for this
- Choose the EP1S10F780C6ES within Quartus II

Copyright © 2003 Altera Corporation - Confidential



Partner Development Kits

- Linux Development Kit
 - IDE Interface
 - Compact Flash
 - SDRAM Controller
- VGA/LCD Touch Screen
- <u>Secure Wireless Development Kit</u>
- ADC/DAC Analog Module
- ACEX EP1K100 Development Kit



AND THE RAD.

The List Keeps Growing

Copyright © 2003 Altera Corporation - Confidential

