

Universidade Federal de Santa Catarina Centro Tecnológico – CTC Departamento de Engenharia Elétrica



"Finite-State Machine in VHDL"

Prof. Eduardo Augusto Bezerra

Eduardo.Bezerra@ufsc.br

Florianópolis, August 2020.

- 1. To review the Finite-State Machine (FSM) concept.
- 2. To review the concept of a sequential circuit controlling (driving) a combinational circuit.
- 3. To understand how to describe an FSM in VHDL.
- 4. To review the design of counters in VHDL.
- 5. Case study: design and implementation of a counter in VHDL, using an FSM.

Overview

Finite-State Machine (FSM)

 Computational systems are usually composed of a control module and a "operations execution" module (data path).



Finite-State Machine (FSM)

- The "controller" is responsible for coordinating the sequence of activities to be performed in a given process (or system)
- In digital systems, "sequential circuits" are used to generate control signals
- A sequential circuit goes through a series of states and, at each state (at each moment), it can provide a certain output
- Outputs are used to control the execution of activities in a process
- The sequential logic used in the implementation of an FSM has a "finite" number of states.

Finite-State Machine (FSM)

Behavior model composed of:

- States
- Transitions
- Actions

States

Stores information about the past, taking in account the changes in the inputs from the beginning until the present

Transition

Indicates a state transition, and it is described by a condition that enables the state modification

Action

Description of the activity to be performed at a given time

FSM structure

FSM structure

- Two modules:
 - "Present state" storage; and
 - "Outputs" and "Next state" definition



FSM structure

- "Present state" register
 - Can be a flip-flops based register
- "Output" and "Next state" definition
 - Combinacional circuit; or
 - A truth table of "Output" and "Next state" logics stored in a memory (ROM, Flash, RAM, ...)

FSM synthesis



entity MOORE is port(X, clock, reset : in std_logic; Z: out std_logic); end;





```
Z: out std logic);
entity MOORE is port(X, clock, reset : in std logic;
                                                                         end;
architecture A of MOORE is
                                        ENUM TYPE
   type STATES is (S0, S1, S2, S3);
                                        CS (current state) and NS (next state) signals
   signal CS, NS : STATES;
begin
   process (clock, reset)
   begin
         if reset= '1' then
               CS <= S0:
         elsif clock'event and clock='1' then
                CS \leq NS:
         end if:
   end process;
   process(CS, X)
   begin
          case CS is
             when S0 =>
                             Z <= '0':
                             if X='0' then NS <=S0; else NS <= S2; end if;
             when S1 =>
                             Z <= '1':
                             if X='0' then NS <=S0; else NS <= S2; end if;
             when S2 =>
                             Z <= '1':
                             if X='0' then NS <=S2; else NS <= S3; end if;
             when S3 =>
                             Z <= '0';
                             if X='0' then NS <=S3; else NS <= S1; end if;
          end case:
   end process;
end A:
```



```
entity MOORE is port(X, clock, reset : in std logic;
                                                     Z: out std logic);
                                                                         end;
architecture A of MOORE is
   type STATES is (S0, S1, S2, S3);
   signal CS, NS : STATES;
begin
   process (clock, reset)
   begin
         if reset= '1' then
                                                   Register to hold current state (CS),
               CS <= S0:
         elsif clock'event and clock='1' then
                                                  which is a function of the next state (NS)
                CS \leq NS:
         end if:
   end process;
   process(CS, X)
   begin
          case CS is
             when S0 =>
                             Z <= '0':
                             if X='0' then NS <=S0; else NS <= S2; end if;
             when S1 =>
                             Z <= '1':
                             if X='0' then NS <=S0; else NS <= S2; end if;
             when S2 =>
                             Z <= '1':
                             if X='0' then NS <=S2; else NS <= S3; end if;
             when S3 =>
                             Z <= '0';
                             if X='0' then NS <=S3; else NS <= S1; end if;
          end case:
   end process;
end A:
```



```
entity MOORE is port(X, clock, reset : in std logic;
                                                     Z: out std logic);
                                                                         end:
architecture A of MOORE is
   type STATES is (S0, S1, S2, S3);
   signal CS, NS : STATES;
begin
   process (clock, reset)
   begin
         if reset= '1' then
              CS <= S0:
         elsif clock'event and clock='1' then
               CS <= NS :
                                                   NS and Z output generation according
         end if:
   end process;
                                                   To CS and X input
   process(CS, X)
                                                   (see the sensitivity list)
   begin
          case CS is
             when S0 =>
                             Z <= '0':
                             if X='0' then NS <=S0; else NS <= S2; end if;
             when S1 =>
                             Z <= '1':
                             if X='0' then NS <=S0; else NS <= S2; end if;
             when S2 =>
                             Z <= '1':
                             if X='0' then NS <=S2; else NS <= S3; end if;
             when S3 =>
                             Z <= '0':
                             if X='0' then NS <=S3; else NS <= S1; end if;
          end case:
   end process;
end A:
```



Draw the FSM according to the transitions in the combinational process:

```
process(CS, X)

begin

case CS is

when S0 => Z \le 0';

if X='0' then NS <=S0; else NS <= S2; end if;

when S1 => Z \le 1';

if X='0' then NS <=S0; else NS <= S2; end if;

when S2 => Z \le 1';

if X='0' then NS <=S2; else NS <= S3; end if;

when S3 => Z \le 0';

if X='0' then NS <=S3; else NS <= S1; end if;

end case;

end process;
```

This is a Moore machine. The output (Z) is determined only by its current state (S0, ...). In a Mealy machine, the output values are determined both by its current state and by the values of its inputs.



Describing an FSM in VHDL

1														
Name	Value	т к 10 г.	20 i 3	0 i 40	ı 50	i 6 <u>0</u> i	7,0 i 8,0	i 9 <u>0</u>	ı 100	ı 1 <u>1</u> 0	ı 120	ı 130	ı 140	ı 150
► reset	0	1												
► clock	0												Л	
≖ CS	s0	s 0) \$2	\$3	Xs1	s0) 52	X ≤3	Xs1	X 52) ≲3)s1	X 50	
[™] NS	s0	s 0	X 52 X 53	s1	X 52 X 50		X 52 X 53	X ₅1	X \$2) ₅3)(s1) 52) 50)	
₽₩	0													
• Z	0					1								
	begi	n case CS when when when when end cas	S is S0 = S1 = S2 = S3 = Se;	> if X= if X= if X= if X=	Z <= '0' the Z <= '0' the Z <= '0' the Z <= '0' the	'0'; en NS '1'; en NS '1'; en NS '0'; en NS	<=S0; <=S0; <=S2; <=S3;	else else else else	NS NS NS	<= S <= S <= S	2; er 2; er 3; er 1; er	nd if nd if nd if nd if	,	

Describing an FSM in VHDL



A 1 process FSM description in VHDL

entity **MOORE is port(X, clock, reset : in std logic;** Z: out std logic); end: architecture B of MOORE is type STATES is (S0, S1, S2, S3); signal CS: STATES; begin process(clock, reset) begin if reset= '1' then CS <= S0: elsif clock'event and clock='1' then case CS is when **S0** => **Z** <= '0': if X='0' then CS <=S0; else CS <= S2; end if; when S1 => Z <= '1': if X='0' then CS <=S0; else CS <= S2; end if; when S2 => Z <= '1'; if X='0' then CS <=S2: else CS <= S3: end if: when S3 => Z <= '0': if X='0' then CS <=S3; else CS <= S1; end if; end case; end if: end process: end **B**;

- CS: same behaviour
- The Z output will have a 1 clock cycle delay







•P1 determines the current state (CS), signaling this information to P2 and P3.

- P2 determines the next state, updating the NS signal, with no transition performed (this will be done by P1).
- •P3 determines the new signal values (updating the current state).



P1 – Process sensitive to clock transitions. It performs the FSM state transitions, making the current state (CS) receive the next state (NS). The transition is sensitive to the clock falling edge.

```
P1: process(clk)
begin
    if clk'event and clk = '0' then
        if rst = '0' then
            CS <= S0;
        else
            CS <= NS;
        end if;
end if;
end process;</pre>
```



P2 –Perform the states changes (define the next state). Sensitive to changes in the signals defined in the sensitivity list. It controls the states by defining the flow, that is, it defines what will be the value of the NS signal to be used by the P1 process responsible for performing the state transitions. The construction "case CS is" selects the current state and, according to the FSM signals, a next state is defined in the NS signal.

```
process(CS, X)
begin
   case CS is
      when S0 =>
          NS \leq S1;
      when S1 =>
          if X = '1' then
             NS \leq  S2;
          else
             NS \leq  S1;
          end if;
      when S2 =>
          NS \leq  S1;
      when others =>
   end case;
end process;
```



P3 –Performs signal assignments in each state. Signals are changed at the rising edge, and the states at the falling edge. All signals are assigned, including output signals and internal process signals.

```
process(clk)
begin
   if clk'event and clk = '1' then
       case CS is
          when S0 =>
             Z <= '0'
          when S1 =>
             Z <= '0'
          when S2 =
             Z <= '1';
          when others =>
       end case;
   end if;
end process;
Eduardo Bezerra – UFSC 2020
```

```
library ieee;
                                                Using DE2 available
use ieee.std logic 1164.all;
                                                signals (pins) for
entity FSM is
port (
                                                Clock and Reset
 LEDR: out std logic vector(7 downto 0);
 KEY: in std logic vector(3 downto 0);
 CLOCK 50: in std logic
                                    process (CS, KEY(0), KEY(1))
);
                                    begin
end FSM;
                                     case CS is
architecture FSM beh of FSM is
                                      when S0 \Rightarrow if KEY(0) = '0' then
 type states is (S0, S1, S2, S3);
                                           NS <= S3; else NS <= S0;
 signal CS, NS: states;
                                           end if;
 signal clock: std logic;
                                      when S1 =>
 signal reset: std logic;
                                           LEDR <= "01010101";
begin
                                           NS \leq  S0;
 clock <= CLOCK 50;</pre>
                                      when S2 =>
 reset <= KEY(3);</pre>
                                       case KEY(1) is
                                         when '0' => LEDR <= "10101010";
process (clock, reset)
                                         when '1' => LEDR <= "00000000";
 begin
                                         when others \Rightarrow LEDR \leq "111111111";
  if reset = '0' then
                                       end case;
        CS \leq S0;
                                       NS \leq  S1;
  elsif clock 'event and
                                      when S3 =>
                 clock = '1' then
                                            NS \leq  S2;
        CS \leq NS;
                                       end case;
  end if;
                                    end process;
 end process;
                                    end FSM beh;
```

Exercise

Tarefa

- Describe an FSM in VHDL to generate the 'A' to 'Z' ASCII characters, shown the values (in binary) in the green LEDs (LEDG).
- Define an FSM with asynchronous reset (use KEY(0) for the reset) to initialize a counter with the first value of the sequence ('A' = 41H).
- At each 27 MHz clock pulse (rising edge), the counter must be incremented, generating the next ASCII table character.
- The FSM must have a reduced number of states, just enough to increment the counter, and check if it reached the end ('Z' = 5AH).
- After reaching the last ASCII table char ('Z' = 5AH), the FSM must go back to the start of the sequence, generating again the 'A' value.

Block diagram of the circuit to be designed (FSM used as a counter)



Block diagram of the circuit to be designed (Using the 7-seg displays as output)



Tip: Top.vhd with the FSM component and 27MHz clock (with no 7-seg displays)



L0: CountASCII port map (LEDG, CLOCK_27, KEY(0));

end top_beh;

Tip: **CountASCII.vhd** – piece of code for the delay generation (for 27 MHz clock input)



Quartus II simulation

Туре	Message								
U U	Info: Using v	vector source file "C:/tmp/ContaASCII/ContaASCII.vwf"							
	Info: Option Info: Simulat Info: Simulat Info: Simulat Info: Number Info: Quartus Info: Peak Info: Proc Info: Flan	to preserve fewer signal transitions to reduce memory re- lation has been partitioned into sub-simulations accordin ion partitioned into 131 sub-simulations ion coverage is 67.89 % of transitions in simulation is 22484275007 II Simulator was successful. 0 errors, 0 warnings virtual memory: 152 megabytes essing ended: Sun May 20 05:54:13 2012 and time: 19:26:26	quirements is enabled ng to the maximum transition count determined by the eng						
Sistema	Info: Tota	1 CPU time (on all processors): 19:28:42	tal time to perform a 20 seconds simulation in an i7 quad core						
Classificação:		4,4 Índice de Experiência do Windows	(hyper threading, "8 cores"),						
Processador:		Intel(R) Core(TM) i7 CPU 870 @ 2.93GHz 2.93 GHz	2.93GHz and 8 GB RAM was						
Memória instalada (RAM):		8,00 GB	19 hours and 28 minutes.						
Tipo de sistema:		Sistema Operacional de 64 Bits							
Caneta e Toque:		Nenhuma Entrada à Caneta ou por Toque está disponível para este vídeo							
Nome do cor	mputador, domíni	o e configurações de grupo de trabalho							
Nome do computador:		Bezerra							
Nome con computad	mpleto do dor:	Bezerra							
Descrição	do computador:	Bezerra Desktop							
Grupo de	trabalho:	GRUPO							

Quartus II simulation



The delay states are repeated each 3 clock pulses (D2 in the delay tip slide).

Quartus II simulation

Showing the counting in LEDG, at each pulse in the EA.ContaLetra state

